Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2228079/?format=api
{ "id": 2228079, "url": "http://patchwork.ozlabs.org/api/patches/2228079/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/patch/7c7010a87bb70b9e2abdadfea76d41cdcb88a82f.1777058942.git.dawid.glazik@linux.intel.com/", "project": { "id": 57, "url": "http://patchwork.ozlabs.org/api/projects/57/?format=api", "name": "Linux ASPEED SoC development", "link_name": "linux-aspeed", "list_id": "linux-aspeed.lists.ozlabs.org", "list_email": "linux-aspeed@lists.ozlabs.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<7c7010a87bb70b9e2abdadfea76d41cdcb88a82f.1777058942.git.dawid.glazik@linux.intel.com>", "list_archive_url": null, "date": "2026-04-24T20:20:59", "name": "[v4,1/3] ARM: dts: aspeed-g6: move i2c controllers directly into apb node", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "3cc0e52ff445911afc5b90af277ba2de16730603", "submitter": { "id": 93095, "url": "http://patchwork.ozlabs.org/api/people/93095/?format=api", "name": "Dawid Glazik", "email": "dawid.glazik@linux.intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-aspeed/patch/7c7010a87bb70b9e2abdadfea76d41cdcb88a82f.1777058942.git.dawid.glazik@linux.intel.com/mbox/", "series": [ { "id": 501420, "url": "http://patchwork.ozlabs.org/api/series/501420/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=501420", "date": "2026-04-24T20:21:01", "name": "ARM: dts: aspeed-g6: add AST2600 I3C nodes and bindings", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/501420/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2228079/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2228079/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-aspeed+bounces-3957-incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-aspeed@lists.ozlabs.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=HELYr7RA;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=2404:9400:21b9:f100::1; helo=lists.ozlabs.org;\n envelope-from=linux-aspeed+bounces-3957-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)", "lists.ozlabs.org;\n arc=none smtp.remote-ip=192.198.163.18", "lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com", "lists.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=HELYr7RA;\n\tdkim-atps=neutral", "lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=linux.intel.com\n (client-ip=192.198.163.18; helo=mgamail.intel.com;\n envelope-from=dawid.glazik@linux.intel.com; receiver=lists.ozlabs.org)" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org\n [IPv6:2404:9400:21b9:f100::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g2fqL3j40z1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 25 Apr 2026 16:21:34 +1000 (AEST)", "from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4g2fqL2ZKnz2xlr;\n\tSat, 25 Apr 2026 16:21:34 +1000 (AEST)", "from mgamail.intel.com (mgamail.intel.com [192.198.163.18])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4g2N9p6HLtz2xTh\n\tfor <linux-aspeed@lists.ozlabs.org>; Sat, 25 Apr 2026 05:21:34 +1000 (AEST)", "from orviesa006.jf.intel.com ([10.64.159.146])\n by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Apr 2026 12:21:34 -0700", "from gklab-103a-129.igk.intel.com ([10.91.103.129])\n by orviesa006-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Apr 2026 12:21:30 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1777058496;\n\tcv=none;\n b=kj0YrLfQmxOqFPNr2qvIS8nPDSqg2dwXzX9f3SUcYE9QJGkJWf8ah2II9en76VwIIYYzbMXzILkzotpbXbEbR7/b3lqcTOujqKK4Cqmeia/26Hs5A7QCvlMBHorH8boBmdx1/ksyyjo97ddGec8fv2rIc8qGkCqVKLXgVdRHfn5mJbZEdIYKEA8DaWuv9UOTbMNmHByRHz0NxW7qXUFfJc7zZSUEluwlLQQMgSuX3U2Q86wqnojFHVxOD/ihROCKTeaPGRs96UrarQy53qASETDU4hOhhHO1w2mxO9KzmND6083BaSepO2J0UzTjnUGSGfMt+r36WqevrMl+wAqWAg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1777058496; c=relaxed/relaxed;\n\tbh=k6USWqzxI0jM4EWyxXaWQt3NHyv17GP4tTS/7ZdRfRs=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=QBOam7Ul7ZSL0kTlxgJsw2+3fasJ4FCj9SYC2fYJuNKQP95sxCe8/7Yi8TDwA7WztxYFwFPISnflNrh00oMg0ouNcfYHTX/H8M2pkiDHxdTA6S9j/MyCLaYgv8wU8qw8ijcayXdV7XlyEI5MKEiF4gVB0jR4ahnuJ4iIrbhZcnvKkDjViFjQWLkvsoRzuy+8UDEuq4wR1hEjq74UiISlHXQRL14X1Cjoeylw+59axbHLMF/rEG/icKLMDg5G/5Xb6VXNu9TQqmhoV/1MSlaaQmDDNm43SJ9Z7ARADBW+JgQR+/yPqJAhS0/MSXOI3LUqU60MWf6PYZCiw/Xb99O4CA==", "ARC-Authentication-Results": "i=1; lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n dkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=HELYr7RA; dkim-atps=neutral;\n spf=pass (client-ip=192.198.163.18; helo=mgamail.intel.com;\n envelope-from=dawid.glazik@linux.intel.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=linux.intel.com", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1777058495; x=1808594495;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=igrutGezSuzZAGGdKVZw0ZWhiP2YVfHqPjUihN+3d9Y=;\n b=HELYr7RA0eaizxwDnjbsZQu1GBvjTsQND9z7Vb7o36PrrioYS00zIbve\n sv9u1NsJ2KoOmrpA4cOkBkmYihschLlU9rIK3u+7d+sslw3BgX5l6qMVn\n gw9mcZyHjmnJ89oMnwOBgwFjwAejhbRgLJDB+cv7w68W0ohPN2WiKEiTV\n oUqQejLChZDrkJptfsIvKVyYGjNoKdMWQQkimyV2wjg+P6xEY6406IuTX\n ACky8tNpxV03+6wP2qhgt0lEDirjZNxl1G9ABOO5sWqmTMuviSVwPD7Zy\n dF9GWajNDfpnzUqoHVmcVGb2du6hbKw57zvMhkSVXEteMvFhZcprAIOVH\n A==;", "X-CSE-ConnectionGUID": [ "T+22ZhXiTLq7031KpEDpoQ==", "0i4T82T9R4Se7VH6clDffg==" ], "X-CSE-MsgGUID": [ "XxD7JPkRQ2CgukUBFaYdHg==", "5ROZTlgFQOGzMWBiVQpnaA==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11766\"; a=\"77208281\"", "E=Sophos;i=\"6.23,197,1770624000\";\n d=\"scan'208\";a=\"77208281\"", "E=Sophos;i=\"6.23,197,1770624000\";\n d=\"scan'208\";a=\"232040492\"" ], "X-ExtLoop1": "1", "From": "Dawid Glazik <dawid.glazik@linux.intel.com>", "To": "Lee Jones <lee@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tJoel Stanley <joel@jms.id.au>,\n\tAndrew Jeffery <andrew@codeconstruct.com.au>,\n\tlinux-aspeed@lists.ozlabs.org", "Cc": "devicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-kernel@vger.kernel.org,\n\tdawid.glazik@linux.intel.com,\n\tmaciej.lawniczak@intel.com,\n\tJeremy Kerr <jk@codeconstruct.com.au>", "Subject": "[PATCH v4 1/3] ARM: dts: aspeed-g6: move i2c controllers directly\n into apb node", "Date": "Fri, 24 Apr 2026 22:20:59 +0200", "Message-ID": "\n <7c7010a87bb70b9e2abdadfea76d41cdcb88a82f.1777058942.git.dawid.glazik@linux.intel.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<cover.1777058942.git.dawid.glazik@linux.intel.com>", "References": "<cover.1777058942.git.dawid.glazik@linux.intel.com>", "X-Mailing-List": "linux-aspeed@lists.ozlabs.org", "List-Id": "<linux-aspeed.lists.ozlabs.org>", "List-Help": "<mailto:linux-aspeed+help@lists.ozlabs.org>", "List-Owner": "<mailto:linux-aspeed+owner@lists.ozlabs.org>", "List-Post": "<mailto:linux-aspeed@lists.ozlabs.org>", "List-Archive": "<https://lore.kernel.org/linux-aspeed/>,\n <https://lists.ozlabs.org/pipermail/linux-aspeed/>", "List-Subscribe": "<mailto:linux-aspeed+subscribe@lists.ozlabs.org>,\n <mailto:linux-aspeed+subscribe-digest@lists.ozlabs.org>,\n <mailto:linux-aspeed+subscribe-nomail@lists.ozlabs.org>", "List-Unsubscribe": "<mailto:linux-aspeed+unsubscribe@lists.ozlabs.org>", "Precedence": "list", "MIME-Version": "1.0", "Organization": "Intel Technology Poland sp. z o.o. - ul. Slowackiego 173,\n 80-298 Gdansk - KRS 101882 - NIP 957-07-52-316", "Content-Transfer-Encoding": "8bit", "X-Spam-Status": "No, score=-2.3 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,\n\tDKIM_VALID,RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_PASS autolearn=disabled\n\tversion=4.0.1", "X-Spam-Checker-Version": "SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org" }, "content": "We currently have the apb's mapping of the i2c controller space as a\nlabelled mostly-empty node:\n\n apb {\n i2c: bus@1e78a000 {\n ranges = <...>;\n };\n }\n\n... and then define the contents of the i2c block later:\n\n i2c: {\n i2c0: i2c-bus@80 {\n reg = <0x80 0x80>;\n };\n i2c1: i2c-bus@100 {\n reg = <0x100 0x80>;\n };\n }\n\nKrzysztof mentions[1] that isn't convention though, with the top-level\nsimple-bus being empty and linked via the label. So, drop the label\nusage and move the i2c bus definition into the simple-bus node directly\nunder the apb:\n\n apb {\n bus@1e78a000 {\n ranges = <...>;\n\n i2c0: i2c-bus@80 {\n reg = <0x80 0x80>;\n };\n i2c1: i2c-bus@100 {\n reg = <0x100 0x80>;\n };\n };\n }\n\nThis will allow us to be consistent when we add new definitions for the\ni3c nodes, which would require the latter format.\n\nLink: https://lore.kernel.org/linux-devicetree/c5331cf8-7295-4e6a-ba39-e0751a2c357e@kernel.org/ [1]\nSuggested-by: Jeremy Kerr <jk@codeconstruct.com.au>\nSigned-off-by: Dawid Glazik <dawid.glazik@linux.intel.com>\n---\nv3:\n - pick up series after two years\n - rebase on top of latest tree and solve conflicts\n - as agreed with Jeremy off-list, he said I can take authorship of this going forward\nv2:\n - new patch: reorganise i2c nodes before adding new-format i3c nodes\n---\n arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 452 ++++++++++++------------\n 1 file changed, 225 insertions(+), 227 deletions(-)", "diff": "diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi\nindex 189bc3bbb47c..f5641128614f 100644\n--- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi\n+++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi\n@@ -835,11 +835,235 @@ uart9: serial@1e790300 {\n \t\t\t\tstatus = \"disabled\";\n \t\t\t};\n \n-\t\t\ti2c: bus@1e78a000 {\n+\t\t\tbus@1e78a000 {\n \t\t\t\tcompatible = \"simple-bus\";\n \t\t\t\t#address-cells = <1>;\n \t\t\t\t#size-cells = <1>;\n \t\t\t\tranges = <0 0x1e78a000 0x1000>;\n+\n+\t\t\t\ti2c0: i2c@80 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x80 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c1_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c1: i2c@100 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x100 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c2_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c2: i2c@180 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x180 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c3_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c3: i2c@200 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x200 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c4_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c4: i2c@280 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x280 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c5_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c5: i2c@300 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x300 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c6_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c6: i2c@380 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x380 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c7_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c7: i2c@400 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x400 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c8_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c8: i2c@480 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x480 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c9_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c9: i2c@500 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x500 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c10_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c10: i2c@580 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x580 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c11_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c11: i2c@600 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x600 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c12_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c12: i2c@680 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x680 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c13_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c13: i2c@700 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x700 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c14_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c14: i2c@780 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x780 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c15_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n+\n+\t\t\t\ti2c15: i2c@800 {\n+\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t#size-cells = <0>;\n+\t\t\t\t\treg = <0x800 0x80>;\n+\t\t\t\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n+\t\t\t\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n+\t\t\t\t\tresets = <&syscon ASPEED_RESET_I2C>;\n+\t\t\t\t\tinterrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tbus-frequency = <100000>;\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&pinctrl_i2c16_default>;\n+\t\t\t\t\tstatus = \"disabled\";\n+\t\t\t\t};\n \t\t\t};\n \n \t\t\tfsim0: fsi@1e79b000 {\n@@ -870,229 +1094,3 @@ fsim1: fsi@1e79b100 {\n };\n \n #include \"aspeed-g6-pinctrl.dtsi\"\n-\n-&i2c {\n-\ti2c0: i2c@80 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x80 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c1_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c1: i2c@100 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x100 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c2_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c2: i2c@180 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x180 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c3_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c3: i2c@200 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x200 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c4_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c4: i2c@280 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x280 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c5_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c5: i2c@300 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x300 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c6_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c6: i2c@380 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x380 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c7_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c7: i2c@400 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x400 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c8_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c8: i2c@480 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x480 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c9_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c9: i2c@500 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x500 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c10_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c10: i2c@580 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x580 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c11_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c11: i2c@600 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x600 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c12_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c12: i2c@680 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x680 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c13_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c13: i2c@700 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x700 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c14_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c14: i2c@780 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x780 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c15_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-\n-\ti2c15: i2c@800 {\n-\t\t#address-cells = <1>;\n-\t\t#size-cells = <0>;\n-\t\treg = <0x800 0x80>;\n-\t\tcompatible = \"aspeed,ast2600-i2c-bus\";\n-\t\tclocks = <&syscon ASPEED_CLK_APB2>;\n-\t\tresets = <&syscon ASPEED_RESET_I2C>;\n-\t\tinterrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;\n-\t\tbus-frequency = <100000>;\n-\t\tpinctrl-names = \"default\";\n-\t\tpinctrl-0 = <&pinctrl_i2c16_default>;\n-\t\tstatus = \"disabled\";\n-\t};\n-};\n", "prefixes": [ "v4", "1/3" ] }