Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2227712/?format=api
{ "id": 2227712, "url": "http://patchwork.ozlabs.org/api/patches/2227712/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260424-parse_iommu_cells-v14-1-fd02f11b6c38@oss.qualcomm.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260424-parse_iommu_cells-v14-1-fd02f11b6c38@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-24T05:56:08", "name": "[v14,1/3] of: Add convenience wrappers for of_map_id()", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "67617829e1b8cda81cacfb33ab869df2e7583dbe", "submitter": { "id": 92739, "url": "http://patchwork.ozlabs.org/api/people/92739/?format=api", "name": "Vijayanand Jitta", "email": "vijayanand.jitta@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260424-parse_iommu_cells-v14-1-fd02f11b6c38@oss.qualcomm.com/mbox/", "series": [ { "id": 501304, "url": "http://patchwork.ozlabs.org/api/series/501304/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=501304", "date": "2026-04-24T05:56:07", "name": "of: parsing of multi #{iommu,msi}-cells in maps", "version": 14, "mbox": "http://patchwork.ozlabs.org/series/501304/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227712/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227712/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-53104-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=g7cfeXDV;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=cRWhveqQ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53104-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"g7cfeXDV\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"cRWhveqQ\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g22Lk5gPsz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 15:58:06 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 3E135301D064\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 05:57:40 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id EFBC0348866;\n\tFri, 24 Apr 2026 05:57:39 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D5AE346FB0\n\tfor <linux-pci@vger.kernel.org>; Fri, 24 Apr 2026 05:57:38 +0000 (UTC)", "from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63O2reja2709808\n\tfor <linux-pci@vger.kernel.org>; Fri, 24 Apr 2026 05:57:37 GMT", "from mail-pj1-f70.google.com (mail-pj1-f70.google.com\n [209.85.216.70])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dqqu9tffm-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Fri, 24 Apr 2026 05:57:35 +0000 (GMT)", "by mail-pj1-f70.google.com with SMTP id\n 98e67ed59e1d1-35da99b90f6so9244572a91.1\n for <linux-pci@vger.kernel.org>; Thu, 23 Apr 2026 22:57:35 -0700 (PDT)", "from hu-vjitta-hyd.qualcomm.com ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n 41be03b00d2f7-c79770512afsm17288101a12.31.2026.04.23.22.57.23\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 22:57:33 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777010259; cv=none;\n b=Jca+EKWnCv200kAt1L0uVWh+5FS84iQLfnBjfaXV0nluKSNAqtCwvo6Rb3/eujGdOBYDJizGfwegwc2wEQaRnW/GJoSEzWP9+SliJhrxvweSbsuqmKnS3Fyh9qLHhyZ0OEGeXyPtOr5jZXOTqk9QdWFUmQxf+ZKsXwN91cGvbwI=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777010259; c=relaxed/simple;\n\tbh=bmn9oR4CHseVq+Q1yzNkzndMq0RHssJSS9rv7b6NSno=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=U+M9N8plQCh3ov+++71BztwTnaMOLlb1kKWr3+01biI/SNE9fvqmVnvsJLcbbBhPdTlAOi/A2VS/8Ze85KZ1N85VwXaLDzH8iOeDD0UVy22wgMACrxQtwRBOeXccRwXUO8Bz4w9LkJ4B+WVvvv1ZOtwvAuecQ4JPTNbHg+dr8Lc=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=g7cfeXDV;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=cRWhveqQ; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tQkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=; b=g7cfeXDVAn3snLm6\n\tE1quUpkxWxFy4WplkkUVShkx7qxuwSa8rSOoL5CQj0TiunCMKlVceeHnJ1DJA5LA\n\tbp6L7idWgJBpIEFmCYpTOUOWbQ9+mgBg+IfduEullKSfB7BkALiGYfBNv9GnPeVB\n\t7sl6a2UzIflDbUnDp9gDH1YtKfab1C1vLw1rnSEWmCWusw52GfaF2/XAow5rAV4u\n\tzvb/J4VqYDvAOxHKVo9s93kaSVfvCTgslusZ4AWRcVXvWpjd967QbRiN+yNq2IDN\n\tjiIHmrprUjiFsVfm9uP21SRsU7Wtqzy6u6znqP4vSahr9cI4i7DNkXSOil08nQRY\n\t+YR/pg==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1777010255; x=1777615055;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=QkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=;\n b=cRWhveqQsFIndYfhkoHDFxqlTPAuaIBDPk4/2zgZWObo6XwWu9X1Fv4g1i1vrufuA5\n vFlm42jSk+Ljo39gjqK2mBDrr9V5O5vPc1diTbuemKD07B/Kbjh9XECOcwt2QOlE2AeQ\n lwFfAacw+PaINtdcEXXG7nb/dm4Wzq1S5U0504bgLoYaSNA541+CRHpqmc94zVo3i2B5\n HUj0HlTCACv8KrOWH8NPW4dPSgKfkYLUBPWQUu/2GNlMvsYU0BqNjh3wykhjQD482h/c\n WibfotoQcHCR5NrLf54y/txO9KMSEpoqCY+UisWoEN3ryx1by3WrQ/yH125m7ya84iii\n Jh6Q==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777010255; x=1777615055;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=QkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=;\n b=kgohL5QZnzf5HM02JB7XP/ZLXOisheOBPgakooinlWbULAVtlKjYhxQHPIwcqKq2dy\n Vk3unErwemC8jNHyCLRNULx/m5PZHZ7S+rM2OALzYsbORxCL8dZ3TD+Kyjv14z+Zb8ZH\n fApYNwWubITECHWq0pspVybX+9/Ge10oT0UfBbFcHtKxmVzNfWDjvf+85xJfSGVdRIvV\n thhmraiMMf0V/RDRH3EfMog9U5hXAAzNVc6DqW8r6TcirDtHZHA2/5WkS6fhAU8B9jJW\n zxlslCAanM5ypHT7/cARtc8XkRFPITLkQ6Uy9DIt14kz4toGPLDHTH+gcDyEdYB0YFhz\n apkQ==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ/4fPXj17UoTdWSpUo867H/OCauFN1a4AMROal5HWMLaY5s2vDwZNqPUZofBiusLW7wbn3LHI1KqFg=@vger.kernel.org", "X-Gm-Message-State": "AOJu0YzqRaVg4bBjHjj49W7yXc7LZtIOL9tAG1JLycUpbBWuemE5jm4y\n\tSymFcybAKgMm0yHEIf8TrkwIBgtImalbcsvUX1ygb7fjs4aB3lAaqJ8t46IESL5eXztVnCyasp0\n\tfbplbeU7sMySzcG5Gjy83xQIpRDgj3KSCek+Mqbx/GiJk0bJZFr0vseL+FJftDAg=", "X-Gm-Gg": "AeBDiet5aEcykXCYOatlVvBiUzmvdPWq9tPSKyxmyP5c5U/0LTKQBy9SlJz7BcYvSvc\n\tnRLGiwD+NHONrA7Jyv0Wp6JtKxpPF6JWgw/NwQ7/VZcGvWZjEZ9pQo0c5GFnUiDnhM436g3V5I2\n\tLC9R5l3I/aJjRsOl4Um+dzLf5wPgf0xmIEUs0vVxVfxgURyM2MyYPjEdT/UGaLTdfwe1TwXNjrZ\n\toBRP6mjYghhTeEgvSWZrTw/uDwD/BUy1UI6L9tuMVRH6snTGcLhgJdWIQzoqPRYU7pMrwh98vtv\n\toga/sdIvcMhBE31REvF3Cm2UlvJ9wOmTUjO0aN0NYIExAwyKzZR4E7L28F8pyq8n2m2bBNf2410\n\tWzEqkxQEw5nnOUvb3NmWFVD/emC/jE5of+MhAVPD41XRw2w5H4LxNd6aStxaTORxGeWY=", "X-Received": [ "by 2002:a05:6a21:9983:b0:39c:12c5:c6f5 with SMTP id\n adf61e73a8af0-3a08d73bfe5mr32758935637.18.1777010254743;\n Thu, 23 Apr 2026 22:57:34 -0700 (PDT)", "by 2002:a05:6a21:9983:b0:39c:12c5:c6f5 with SMTP id\n adf61e73a8af0-3a08d73bfe5mr32758909637.18.1777010254185;\n Thu, 23 Apr 2026 22:57:34 -0700 (PDT)" ], "From": "Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "Date": "Fri, 24 Apr 2026 11:26:08 +0530", "Subject": "[PATCH v14 1/3] of: Add convenience wrappers for of_map_id()", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260424-parse_iommu_cells-v14-1-fd02f11b6c38@oss.qualcomm.com>", "References": "<20260424-parse_iommu_cells-v14-0-fd02f11b6c38@oss.qualcomm.com>", "In-Reply-To": "<20260424-parse_iommu_cells-v14-0-fd02f11b6c38@oss.qualcomm.com>", "To": "Nipun Gupta <nipun.gupta@amd.com>,\n Nikhil Agarwal <nikhil.agarwal@amd.com>, Joerg Roedel <joro@8bytes.org>,\n Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,\n Marc Zyngier <maz@kernel.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>,\n Thomas Gleixner <tglx@kernel.org>, Saravana Kannan <saravanak@kernel.org>,\n Richard Zhu <hongxing.zhu@nxp.com>, Lucas Stach <l.stach@pengutronix.de>,\n\t=?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Frank Li <Frank.Li@nxp.com>, Sascha Hauer <s.hauer@pengutronix.de>,\n Pengutronix Kernel Team <kernel@pengutronix.de>,\n Fabio Estevam <festevam@gmail.com>, Juergen Gross <jgross@suse.com>,\n Stefano Stabellini <sstabellini@kernel.org>,\n Oleksandr Tyshchenko <oleksandr_tyshchenko@epam.com>,\n Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,\n Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>,\n Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Prakash Gupta <prakash.gupta@oss.qualcomm.com>,\n Vikash Garodia <vikash.garodia@oss.qualcomm.com>", "Cc": "linux-kernel@vger.kernel.org, iommu@lists.linux.dev,\n linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,\n linux-pci@vger.kernel.org, imx@lists.linux.dev,\n xen-devel@lists.xenproject.org, linux-arm-msm@vger.kernel.org,\n Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "X-Mailer": "b4 0.15.2", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1777010232; l=8620;\n i=vijayanand.jitta@oss.qualcomm.com; s=20260301; h=from:subject:message-id;\n bh=Bsp9hT6sgzNh1NrIZ0uduUy4Yj5U0gq9szC+ECoPqVA=;\n b=8NWpPedhLlqQ7b2HqBvErn44emkQL1+f69yBIykemc4nTU8mhLdWyBM6UrLv2aTheTYRGoULf\n 4gmGUfVAgn/Dyc1fN3co5ZAOWZ919HjRTHUr8oPlkiKa+0pRuDTHh2z", "X-Developer-Key": "i=vijayanand.jitta@oss.qualcomm.com; a=ed25519;\n pk=Lpi7Cs3wHe8KZtqvyci7FTOLzsKpEHKGCaPNZw+1zRI=", "X-Proofpoint-GUID": "tGP0QZ10a3WNOHwlIZNwzs9FHyVHpkZw", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDI0MDA1MSBTYWx0ZWRfXwVX8QGXTva69\n uk3VL6BbVDcx5h3ZFTec1dBqZwROsQxNrlvKzwUSGUW4Cb8ONmmpXHhd9TSwe4fz9Io3dZAExg3\n fW0dwtQS25+AFMtKKVg81LL3nb5kQXuRxq4evt6BsVzsgSTQ59HEhY/R2ZKG2uiNVq6E7AEO5Tb\n zbPFPjOMTf66aYmm4Feuhi4LdFQ3RyNbnGmqYis3ljEoLiBeYPI1zP4MfXrpW4U/PEXyfdzs4qU\n CjcMbgQSNzLDUi+cirGK758032mUDbGOxKSJWb5k43ohL+gK2sv1QBrpAWRYkHMwe64OhahxQhx\n K/jHKUZBTvufSWYyrHQVz0bkF1FhgS8dEr9/LXd3Vs6eS5NyW7eHtGHvL/w+cDwFEqH8STWuzN5\n v/4huei/IrGXlFViXJ2k3L6WPj6mXuICKJn2WXZyCrAXw6qYApJPiNtbFzWKoZ2+DfRKPx8p2gu\n hgjVM6j4pEuvVI24tCg==", "X-Proofpoint-ORIG-GUID": "tGP0QZ10a3WNOHwlIZNwzs9FHyVHpkZw", "X-Authority-Analysis": "v=2.4 cv=QJNYgALL c=1 sm=1 tr=0 ts=69eb064f cx=c_pps\n a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22\n a=7CQSdrXTAAAA:8 a=VwQbUJbxAAAA:8 a=8AirrxEcAAAA:8 a=1XWaLZrsAAAA:8\n a=EUspDBNiAAAA:8 a=f4O9XJQV64orvU1ydW8A:9 a=QEXdDO2ut3YA:10\n a=mQ_c8vxmzFEMiUWkPHU9:22 a=a-qgeE7W1pNrGK8U0ZQC:22 a=ST-jHhOKWsTCqRlWije3:22", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-23_03,2026-04-21_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n clxscore=1015 phishscore=0 bulkscore=0 malwarescore=0 adultscore=0\n impostorscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0\n suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000\n definitions=main-2604240051" }, "content": "From: Robin Murphy <robin.murphy@arm.com>\n\nSince we now have quite a few users parsing \"iommu-map\" and \"msi-map\"\nproperties, give them some wrappers to conveniently encapsulate the\nappropriate sets of property names. This will also make it easier to\nthen change of_map_id() to correctly account for specifier cells.\n\nReviewed-by: Rob Herring (Arm) <robh@kernel.org>\nReviewed-by: Frank Li <Frank.Li@nxp.com>\nAcked-by: Marc Zyngier <maz@kernel.org>\nAcked-by: Bjorn Helgaas <bhelgaas@google.com>\nSigned-off-by: Robin Murphy <robin.murphy@arm.com>\nSigned-off-by: Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>\n---\n drivers/cdx/cdx_msi.c | 3 +--\n drivers/iommu/of_iommu.c | 4 +---\n drivers/irqchip/irq-gic-its-msi-parent.c | 2 +-\n drivers/of/base.c | 38 ++++++++++++++++++++++++++++++++\n drivers/of/irq.c | 3 +--\n drivers/pci/controller/dwc/pci-imx6.c | 6 ++---\n drivers/pci/controller/pcie-apple.c | 3 +--\n drivers/xen/grant-dma-ops.c | 3 +--\n include/linux/of.h | 18 +++++++++++++++\n 9 files changed, 64 insertions(+), 16 deletions(-)", "diff": "diff --git a/drivers/cdx/cdx_msi.c b/drivers/cdx/cdx_msi.c\nindex 91b95422b263..63b3544ec997 100644\n--- a/drivers/cdx/cdx_msi.c\n+++ b/drivers/cdx/cdx_msi.c\n@@ -128,8 +128,7 @@ static int cdx_msi_prepare(struct irq_domain *msi_domain,\n \tint ret;\n \n \t/* Retrieve device ID from requestor ID using parent device */\n-\tret = of_map_id(parent->of_node, cdx_dev->msi_dev_id, \"msi-map\", \"msi-map-mask\",\n-\t\t\tNULL, &dev_id);\n+\tret = of_map_msi_id(parent->of_node, cdx_dev->msi_dev_id, NULL, &dev_id);\n \tif (ret) {\n \t\tdev_err(dev, \"of_map_id failed for MSI: %d\\n\", ret);\n \t\treturn ret;\ndiff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c\nindex 6b989a62def2..a511ecf21fcd 100644\n--- a/drivers/iommu/of_iommu.c\n+++ b/drivers/iommu/of_iommu.c\n@@ -48,9 +48,7 @@ static int of_iommu_configure_dev_id(struct device_node *master_np,\n \tstruct of_phandle_args iommu_spec = { .args_count = 1 };\n \tint err;\n \n-\terr = of_map_id(master_np, *id, \"iommu-map\",\n-\t\t\t \"iommu-map-mask\", &iommu_spec.np,\n-\t\t\t iommu_spec.args);\n+\terr = of_map_iommu_id(master_np, *id, &iommu_spec.np, iommu_spec.args);\n \tif (err)\n \t\treturn err;\n \ndiff --git a/drivers/irqchip/irq-gic-its-msi-parent.c b/drivers/irqchip/irq-gic-its-msi-parent.c\nindex d36b278ae66c..b63343a227a9 100644\n--- a/drivers/irqchip/irq-gic-its-msi-parent.c\n+++ b/drivers/irqchip/irq-gic-its-msi-parent.c\n@@ -180,7 +180,7 @@ static int of_pmsi_get_msi_info(struct irq_domain *domain, struct device *dev, u\n \n \tstruct device_node *msi_ctrl __free(device_node) = NULL;\n \n-\treturn of_map_id(dev->of_node, dev->id, \"msi-map\", \"msi-map-mask\", &msi_ctrl, dev_id);\n+\treturn of_map_msi_id(dev->of_node, dev->id, &msi_ctrl, dev_id);\n }\n \n static int its_pmsi_prepare(struct irq_domain *domain, struct device *dev,\ndiff --git a/drivers/of/base.c b/drivers/of/base.c\nindex 57420806c1a2..ae04487bd614 100644\n--- a/drivers/of/base.c\n+++ b/drivers/of/base.c\n@@ -2201,3 +2201,41 @@ int of_map_id(const struct device_node *np, u32 id,\n \treturn 0;\n }\n EXPORT_SYMBOL_GPL(of_map_id);\n+\n+/**\n+ * of_map_iommu_id - Translate an ID using \"iommu-map\" bindings.\n+ * @np: root complex device node.\n+ * @id: Requester ID of the device (e.g. PCI RID/BDF or a platform\n+ * stream/device ID) used as the lookup key in the iommu-map table.\n+ * @target: optional pointer to a target device node.\n+ * @id_out: optional pointer to receive the translated ID.\n+ *\n+ * Convenience wrapper around of_map_id() using \"iommu-map\" and \"iommu-map-mask\".\n+ *\n+ * Return: 0 on success or a standard error code on failure.\n+ */\n+int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn of_map_id(np, id, \"iommu-map\", \"iommu-map-mask\", target, id_out);\n+}\n+EXPORT_SYMBOL_GPL(of_map_iommu_id);\n+\n+/**\n+ * of_map_msi_id - Translate an ID using \"msi-map\" bindings.\n+ * @np: root complex device node.\n+ * @id: Requester ID of the device (e.g. PCI RID/BDF or a platform\n+ * stream/device ID) used as the lookup key in the msi-map table.\n+ * @target: optional pointer to a target device node.\n+ * @id_out: optional pointer to receive the translated ID.\n+ *\n+ * Convenience wrapper around of_map_id() using \"msi-map\" and \"msi-map-mask\".\n+ *\n+ * Return: 0 on success or a standard error code on failure.\n+ */\n+int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn of_map_id(np, id, \"msi-map\", \"msi-map-mask\", target, id_out);\n+}\n+EXPORT_SYMBOL_GPL(of_map_msi_id);\ndiff --git a/drivers/of/irq.c b/drivers/of/irq.c\nindex 6367c67732d2..e37c1b3f8736 100644\n--- a/drivers/of/irq.c\n+++ b/drivers/of/irq.c\n@@ -817,8 +817,7 @@ u32 of_msi_xlate(struct device *dev, struct device_node **msi_np, u32 id_in)\n \t * \"msi-map\" or an \"msi-parent\" property.\n \t */\n \tfor (parent_dev = dev; parent_dev; parent_dev = parent_dev->parent) {\n-\t\tif (!of_map_id(parent_dev->of_node, id_in, \"msi-map\",\n-\t\t\t\t\"msi-map-mask\", msi_np, &id_out))\n+\t\tif (!of_map_msi_id(parent_dev->of_node, id_in, msi_np, &id_out))\n \t\t\tbreak;\n \t\tif (!of_check_msi_parent(parent_dev->of_node, msi_np))\n \t\t\tbreak;\ndiff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c\nindex a5b8d0b71677..bff8289f804a 100644\n--- a/drivers/pci/controller/dwc/pci-imx6.c\n+++ b/drivers/pci/controller/dwc/pci-imx6.c\n@@ -1144,8 +1144,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *imx_pcie, u32 rid)\n \tu32 sid = 0;\n \n \ttarget = NULL;\n-\terr_i = of_map_id(dev->of_node, rid, \"iommu-map\", \"iommu-map-mask\",\n-\t\t\t &target, &sid_i);\n+\terr_i = of_map_iommu_id(dev->of_node, rid, &target, &sid_i);\n \tif (target) {\n \t\tof_node_put(target);\n \t} else {\n@@ -1158,8 +1157,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *imx_pcie, u32 rid)\n \t}\n \n \ttarget = NULL;\n-\terr_m = of_map_id(dev->of_node, rid, \"msi-map\", \"msi-map-mask\",\n-\t\t\t &target, &sid_m);\n+\terr_m = of_map_msi_id(dev->of_node, rid, &target, &sid_m);\n \n \t/*\n \t * err_m target\ndiff --git a/drivers/pci/controller/pcie-apple.c b/drivers/pci/controller/pcie-apple.c\nindex 2d92fc79f6dd..a0937b7b3c4d 100644\n--- a/drivers/pci/controller/pcie-apple.c\n+++ b/drivers/pci/controller/pcie-apple.c\n@@ -764,8 +764,7 @@ static int apple_pcie_enable_device(struct pci_host_bridge *bridge, struct pci_d\n \tdev_dbg(&pdev->dev, \"added to bus %s, index %d\\n\",\n \t\tpci_name(pdev->bus->self), port->idx);\n \n-\terr = of_map_id(port->pcie->dev->of_node, rid, \"iommu-map\",\n-\t\t\t\"iommu-map-mask\", NULL, &sid);\n+\terr = of_map_iommu_id(port->pcie->dev->of_node, rid, NULL, &sid);\n \tif (err)\n \t\treturn err;\n \ndiff --git a/drivers/xen/grant-dma-ops.c b/drivers/xen/grant-dma-ops.c\nindex c2603e700178..1b7696b2d762 100644\n--- a/drivers/xen/grant-dma-ops.c\n+++ b/drivers/xen/grant-dma-ops.c\n@@ -325,8 +325,7 @@ static int xen_dt_grant_init_backend_domid(struct device *dev,\n \t\tstruct pci_dev *pdev = to_pci_dev(dev);\n \t\tu32 rid = PCI_DEVID(pdev->bus->number, pdev->devfn);\n \n-\t\tif (of_map_id(np, rid, \"iommu-map\", \"iommu-map-mask\", &iommu_spec.np,\n-\t\t\t\tiommu_spec.args)) {\n+\t\tif (of_map_iommu_id(np, rid, &iommu_spec.np, iommu_spec.args)) {\n \t\t\tdev_dbg(dev, \"Cannot translate ID\\n\");\n \t\t\treturn -ESRCH;\n \t\t}\ndiff --git a/include/linux/of.h b/include/linux/of.h\nindex be6ec4916adf..fe841f3cc747 100644\n--- a/include/linux/of.h\n+++ b/include/linux/of.h\n@@ -465,6 +465,12 @@ int of_map_id(const struct device_node *np, u32 id,\n \t const char *map_name, const char *map_mask_name,\n \t struct device_node **target, u32 *id_out);\n \n+int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out);\n+\n+int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out);\n+\n phys_addr_t of_dma_get_max_cpu_address(struct device_node *np);\n \n struct kimage;\n@@ -934,6 +940,18 @@ static inline int of_map_id(const struct device_node *np, u32 id,\n \treturn -EINVAL;\n }\n \n+static inline int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn -EINVAL;\n+}\n+\n+static inline int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t\t\tstruct device_node **target, u32 *id_out)\n+{\n+\treturn -EINVAL;\n+}\n+\n static inline phys_addr_t of_dma_get_max_cpu_address(struct device_node *np)\n {\n \treturn PHYS_ADDR_MAX;\n", "prefixes": [ "v14", "1/3" ] }