Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2227687/?format=api
{ "id": 2227687, "url": "http://patchwork.ozlabs.org/api/patches/2227687/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-31-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260424043014.46305-31-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-24T04:30:04", "name": "[v2,30/40] target/arm: Implement BFCVTN for SVE", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "1f0fad6cd91a20024e4326b82c27f9572e76415b", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-31-richard.henderson@linaro.org/mbox/", "series": [ { "id": 501300, "url": "http://patchwork.ozlabs.org/api/series/501300/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300", "date": "2026-04-24T04:29:37", "name": "target/arm: Implement FEAT_FP8", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501300/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227687/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227687/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=P7zpHjGP;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g20Vy5DP8z1yDD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 14:35:06 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wG8DR-0002ZW-FX; Fri, 24 Apr 2026 00:32:33 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8DM-0002P7-S6\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:32:28 -0400", "from mail-oa1-x36.google.com ([2001:4860:4864:20::36])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8DL-0003Ya-7e\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:32:28 -0400", "by mail-oa1-x36.google.com with SMTP id\n 586e51a60fabf-42fdab683b7so942238fac.3\n for <qemu-devel@nongnu.org>; Thu, 23 Apr 2026 21:32:26 -0700 (PDT)", "from stoup.. ([172.58.183.19]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-42b9ac54ec5sm18880864fac.13.2026.04.23.21.32.22\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 21:32:24 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777005145; x=1777609945; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=pEaE+Gz4pYUADHfndZN2FYmsXkuJHrO7JwM42EplOck=;\n b=P7zpHjGP/UBRGPsjVFLhEE9y8jXpddbvQ7ul/FIFLx2tSPdBSjnI7gjnXaQ4s78EOE\n zQRLYJW7XCFgEffJeeTjDoNd8cKXbhq5xgdYf5HGeEc8rYtmY2Q2UGP7vDHhTE81GuSt\n ITBD1WTuW9ZDlQPq62HPee5RVKJ2WPQcvcLSV8j64/NHJolC+K8SGKcq+JdUXxExc2QD\n 4RP8rpje69uiAa3G4Fj9PvXOeOB1eNz5YWyyh6YOlL7qSu5iwCLqL2XVQWD/HY6gTjOU\n AXvDLu4ADDrHglN5u8xFJxkWnDVX2/57Dsm15NAWv9dCZsO7gAtEk2HlUAdAv2H6Tne7\n 4UWA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777005145; x=1777609945;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=pEaE+Gz4pYUADHfndZN2FYmsXkuJHrO7JwM42EplOck=;\n b=WD3AQJxvKjXD/4+q8quU8a/f+WNKoWf6YLmTSmdT5UUyVG//u/SnQ/4Z76RqNsJCOe\n 0mdhXhsDDplkCzOlSBMkXZkZdQfy9BfzQzdlegqGWHWM/SbmNtZ+k6NYSgzMvotwyK54\n gHaWMvEFc9VcQMn7yf2UwVnwE3pZeLm7X7cj0lwtGJy0v7cF4IRGk3IUSF8tzotDlRGZ\n Epan6Y/eYSqet8zSIiEUJYemNNf1JTXmblP4/viJE1xkY5R3AkvT8KkjIbYTa39QH/7c\n oa4cTudj06bI5Bz5TcV9WalEquRPYk9NKwM0iKpSHnxwyjynzHdF5WUjiRR+Vf0atWBm\n nAmw==", "X-Gm-Message-State": "AOJu0YxJRgsia1TAiH1varOR+OE6evk3C1Ge/vIIw7zxGL39pRq0/wW6\n 8Ill43G3WEAlw6T1pmbcLg4fXfgkkJzmYJuNUZfKwc9+tRt7xDUlGBCH+FFNhrL2hYAOaM/gB1N\n SnWC3umc=", "X-Gm-Gg": "AeBDieuXmYzi6mQtVdqbufSkH+ntj0AwcI/MiA3XzqFYLVf2CkP3RIok7CtjOcwr/5M\n Dxk7J1aiNiAdNfvzUcNQeIrseE1H3v7aW5HxYJqxl2Y1EggtuIR9QaCNb9OfyJfY4KuUBnuKDsK\n ycCa9k5oXYyy0fBzL8rPvRNiIGU9Fv1QaXz7sAr0G7aP3qlfqxHylgQUhd8WJQ+dOlQMpjsv79y\n uI4wh1cI5MAgktgH20VYtDC3O8sRSGYQbJfbK4B2mzqPdPlcJlJBwibC1C7vOWYrcYIgiOCtlxB\n sYlDvke/9VGUhoG1Wzx6T2FOFf1WqfrWVRHriconc9oy3VHBvIysav8hh8XvVVRTiQBN0+gDxgc\n SnAEayB7G/L98xkjMemjctvlMkfNe++fNbL6SYrM7id2U7hK7tVy8jYwbzXCgqAPBX2jvO3foUG\n pofjrNtM9d83dz6bGGtU0Pl9wJx3BHYtoDV+UF/On0uXNlbPrV4i2vUs8a2t7/KSH4Wd2V21TZ", "X-Received": "by 2002:a05:6870:702a:b0:417:70d2:f991 with SMTP id\n 586e51a60fabf-42abf236519mr18907955fac.8.1777005144581;\n Thu, 23 Apr 2026 21:32:24 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v2 30/40] target/arm: Implement BFCVTN for SVE", "Date": "Fri, 24 Apr 2026 14:30:04 +1000", "Message-ID": "<20260424043014.46305-31-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260424043014.46305-1-richard.henderson@linaro.org>", "References": "<20260424043014.46305-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2001:4860:4864:20::36;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x36.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-fp8-defs.h | 2 ++\n target/arm/tcg/fp8_helper.c | 55 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-sve.c | 3 ++\n target/arm/tcg/sve.decode | 2 ++\n 4 files changed, 62 insertions(+)", "diff": "diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex b5dc2b7064..bbc8d69e28 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -12,3 +12,5 @@ DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+\n+DEF_HELPER_FLAGS_4(sve2_bfcvtn_bh, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex 2b1955508d..ad5a2dc64d 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -77,6 +77,15 @@ static FP8Context fp8_src_start(CPUARMState *env, uint32_t desc, int scale_mask)\n return fp8_start(env, desc, f8fmt, scale);\n }\n \n+static FP8Context fp8_dst_start(CPUARMState *env, uint32_t desc)\n+{\n+ uint64_t fpmr = env->vfp.fpmr;\n+ FPMRType f8fmt = FIELD_EX64(fpmr, FPMR, F8D);\n+ int scale = FIELD_SEX64(fpmr, FPMR, NSCALE);\n+\n+ return fp8_start(env, desc, f8fmt, scale);\n+}\n+\n /*\n * Invalid input format is treated as snan, then the conversion operation\n * converts to default nan and raises invalid.\n@@ -101,6 +110,13 @@ static void float16_invalid_input(float16 *d, size_t nelem, float_status *s)\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n }\n \n+/* Invalid output format writes -1 and raises invalid. */\n+static void float8_invalid_output(uint8_t *d, size_t nelem, float_status *s)\n+{\n+ memset(d, -1, nelem);\n+ float_raise(float_flag_invalid, s);\n+}\n+\n void HELPER(advsimd_bfcvtl)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\n@@ -377,3 +393,42 @@ void HELPER(sme2_fcvtl_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n \n fp8_finish(env, &ctx);\n }\n+\n+void HELPER(sve2_bfcvtn_bh)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_dst_start(env, desc);\n+ uint16_t *n0 = vn;\n+ uint16_t *n1 = vn + sizeof(ARMVectorReg);\n+ uint8_t *d = vd;\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 2;\n+ bool osc = FIELD_EX64(env->vfp.fpmr, FPMR, OSC);\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ bfloat16 e0 = n0[H2(i)];\n+ bfloat16 e1 = n1[H2(i)];\n+ d[H1(2 * i + 0)] =\n+ bfloat16_to_float8_e5m2(e0, ctx.scale, osc, &ctx.stat);\n+ d[H1(2 * i + 1)] =\n+ bfloat16_to_float8_e5m2(e1, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ bfloat16 e0 = n0[H2(i)];\n+ bfloat16 e1 = n1[H2(i)];\n+ d[H1(2 * i + 0)] =\n+ bfloat16_to_float8_e4m3(e0, ctx.scale, osc, &ctx.stat);\n+ d[H1(2 * i + 1)] =\n+ bfloat16_to_float8_e4m3(e1, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float8_invalid_output(d, oprsz, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\ndiff --git a/target/arm/tcg/translate-sve.c b/target/arm/tcg/translate-sve.c\nindex e31ab609f9..54f1b253c6 100644\n--- a/target/arm/tcg/translate-sve.c\n+++ b/target/arm/tcg/translate-sve.c\n@@ -4098,6 +4098,9 @@ TRANS_FEAT(BF1CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n TRANS_FEAT(BF2CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n gen_helper_sve2_bfcvt, true, true)\n \n+TRANS_FEAT(BFCVTN, aa64_sme2_or_sve2_f8cvt, do_f8cvt,\n+ a, gen_helper_sve2_bfcvtn_bh, false, false)\n+\n /*\n *** SVE Floating Point Compare with Zero Group\n */\ndiff --git a/target/arm/tcg/sve.decode b/target/arm/tcg/sve.decode\nindex ca110f4bc1..b6ef8ed8de 100644\n--- a/target/arm/tcg/sve.decode\n+++ b/target/arm/tcg/sve.decode\n@@ -1101,6 +1101,8 @@ BF2CVT 01100101 00 001 000 001111 ..... ..... @rd_rn_e0\n BF1CVTLT 01100101 00 001 001 001110 ..... ..... @rd_rn_e0\n BF2CVTLT 01100101 00 001 001 001111 ..... ..... @rd_rn_e0\n \n+BFCVTN 01100101 00 001 010 001110 ....0 ..... @rd_rnx2 esz=1\n+\n ### SVE FP Compare with Zero Group\n \n FCMGE_ppz0 01100101 .. 0100 00 001 ... ..... 0 .... @pd_pg_rn\n", "prefixes": [ "v2", "30/40" ] }