Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2226834/?format=api
{ "id": 2226834, "url": "http://patchwork.ozlabs.org/api/patches/2226834/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422195746.88865-5-philmd@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260422195746.88865-5-philmd@linaro.org>", "list_archive_url": null, "date": "2026-04-22T19:57:02", "name": "[PULL,04/48] hw/arm: Include full path to target 'cpu.h' header", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "ccd746114f94dcae5d746756df2d38fd6760a1ac", "submitter": { "id": 85046, "url": "http://patchwork.ozlabs.org/api/people/85046/?format=api", "name": "Philippe Mathieu-Daudé", "email": "philmd@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422195746.88865-5-philmd@linaro.org/mbox/", "series": [ { "id": 501099, "url": "http://patchwork.ozlabs.org/api/series/501099/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501099", "date": "2026-04-22T19:56:59", "name": "[PULL,01/48] hw/avr: Build as common unit files", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501099/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2226834/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2226834/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=NhhEvYJN;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g19C53tMzz1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 06:03:29 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFdj7-0005Kj-Sw; Wed, 22 Apr 2026 15:59:15 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wFdiP-0005Dn-0F\n for qemu-devel@nongnu.org; Wed, 22 Apr 2026 15:58:40 -0400", "from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1wFdiJ-00006z-Hc\n for qemu-devel@nongnu.org; Wed, 22 Apr 2026 15:58:27 -0400", "by mail-wm1-x32d.google.com with SMTP id\n 5b1f17b1804b1-48334ee0aeaso61274915e9.1\n for <qemu-devel@nongnu.org>; Wed, 22 Apr 2026 12:58:18 -0700 (PDT)", "from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-4891c318636sm267001395e9.7.2026.04.22.12.58.15\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Wed, 22 Apr 2026 12:58:16 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776887897; x=1777492697; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=Ve74Rl3/4sEoFhoxNUOiwE83jUTM3vJjwpNSz44ndVU=;\n b=NhhEvYJNx15GAl4iYl64X36PTJxoiJ67jC1qpDc9rWHstTodnfmRH6Qd+SOFTjNe2C\n wXUzfTEv22GsnHvJZKCpaklXywqU0NWH7G8tMYHdWJW6Ut+J4ta2x972S3Q5XdCswJJb\n nV7EECope/Ucd/xYA1WAKZjA0RC7DEzvfii9KZXmrTAzOHNjsmY8h7LtCi9ukxEFTcvj\n niU1L0tv/a/cJkhGhVq68Kmir+B0qTzaHquuxkddAueNMaHtUDg8YlOK1dREt0EmhzX9\n UlWdyfK+am+BtstuWGFS7eh2H9VsyHFNkH/MlCGVZJP1zLGN7JvEcBMrohy2jFeVZjbh\n jviQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776887897; x=1777492697;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=Ve74Rl3/4sEoFhoxNUOiwE83jUTM3vJjwpNSz44ndVU=;\n b=Fztxg4V5udTHynJVPL+uJOsI1ch5+4NbFoqbeHEq7v4ISex+4vJDtSrPxKZ3C8lghJ\n Y3yacTXowjOShuqb4BSn4kMrP0XM5cPJeUq1QAFmHEYXgskJ31FzjPCiTCwsf5Yl2LEc\n BJSp0KiujP4ZLysU7qgCeIm8BmAwmVJaOIa3Tg+s2BKIym54xx0NL/90a2jlSZRYHlSL\n 53NzM+Re9cSvyFOFLoD+XTdw8NOuUxBCpiLh0ZFQSFZZ2Dbr9R01GiT6SdevNRryjfg9\n F9HMF7X33CqnhFhMd7ApezN6bghZ15HD3WvEXT396K1rxHBhtw/7d6kbef02ZTGCa6wp\n 3SXA==", "X-Gm-Message-State": "AOJu0YxAxHBNfU38Th0TcMvRY6QESWNwN/jVkzBfhO4DPgoAJ8qf7Kw6\n 8Y6NXMRHB8Z+fIjLev+UQa53luv/zr3d3pGv/gn3f4ryU+dOuNlmbWYuQxLzxIskdzAHAjanEGJ\n vmgCLT1c=", "X-Gm-Gg": "AeBDietghynuUsZgnuiS+ZScPCphmsY4BkFJLPD0S2pbqaYr3bqfPysVpJ3E+0nOhk0\n UVyPJGOcn3N1x62G99VSphA19URuL7Xv8BhyGyIt0OhOlAgWcqQ8ij3lxufnFkf/aOSHB9ZsqI8\n bQtCLwokvl31DGnAaSZ5kBf07Alg7+FVKjZXsK26TnWpWXsID4h5Y/pAvcp3d3n+4Mb0WvNf3z8\n TcXuM6WQdqqd8FZv8XkwcHCZEAy8ixFWhX8dxkqIHSb/1mboZ8NHPYAbNSEAzReKV/QPdeWjHs8\n m/Z+Smc/msxopqKBXR7mHHd/hTk1GK548vVWRijFxJ3XmRSp7hj6EPeDygw4KmJvwdknHVbrdgT\n /bsoW3qO3+FTxUM9KBSYQpJDphNfYUCxwFaT24IDFGnc5m5ocZ2n2yjQefrXhHX3yzgloXu9++i\n fDybGDuRjW8Y7TC43KeTaw/JdClK1av+QShS9kg2Tpm6AMBj+2NtHWigQYa2qFWgWzh3YjdYSf6\n pvvMKf5Huc=", "X-Received": "by 2002:a05:600c:5295:b0:486:f634:ef1 with SMTP id\n 5b1f17b1804b1-488fb77d0fdmr336901515e9.17.1776887896816;\n Wed, 22 Apr 2026 12:58:16 -0700 (PDT)", "From": "=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>", "To": "qemu-devel@nongnu.org", "Subject": "[PULL 04/48] hw/arm: Include full path to target 'cpu.h' header", "Date": "Wed, 22 Apr 2026 21:57:02 +0200", "Message-ID": "<20260422195746.88865-5-philmd@linaro.org>", "X-Mailer": "git-send-email 2.53.0", "In-Reply-To": "<20260422195746.88865-1-philmd@linaro.org>", "References": "<20260422195746.88865-1-philmd@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::32d;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x32d.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\nMessage-Id: <20260313062055.2188-22-philmd@linaro.org>\n---\n include/hw/arm/digic.h | 2 +-\n include/hw/arm/fsl-imx6.h | 2 +-\n include/hw/arm/fsl-imx6ul.h | 2 +-\n include/hw/arm/fsl-imx7.h | 2 +-\n include/hw/arm/fsl-imx8mp.h | 2 +-\n hw/arm/boot.c | 2 +-\n hw/arm/exynos4210.c | 2 +-\n hw/arm/mps3r.c | 2 +-\n hw/arm/omap1.c | 2 +-\n hw/arm/realview.c | 2 +-\n hw/arm/smmuv3.c | 2 +-\n hw/intc/arm_gicv3_cpuif.c | 2 +-\n hw/intc/arm_gicv3_cpuif_common.c | 2 +-\n 13 files changed, 13 insertions(+), 13 deletions(-)", "diff": "diff --git a/include/hw/arm/digic.h b/include/hw/arm/digic.h\nindex 8f2735c284f..646802806e0 100644\n--- a/include/hw/arm/digic.h\n+++ b/include/hw/arm/digic.h\n@@ -18,7 +18,7 @@\n #ifndef HW_ARM_DIGIC_H\n #define HW_ARM_DIGIC_H\n \n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"hw/timer/digic-timer.h\"\n #include \"hw/char/digic-uart.h\"\n #include \"qom/object.h\"\ndiff --git a/include/hw/arm/fsl-imx6.h b/include/hw/arm/fsl-imx6.h\nindex bb866994dff..cddd100dd6e 100644\n--- a/include/hw/arm/fsl-imx6.h\n+++ b/include/hw/arm/fsl-imx6.h\n@@ -35,7 +35,7 @@\n #include \"hw/pci-host/designware.h\"\n #include \"hw/core/or-irq.h\"\n #include \"system/memory.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"qom/object.h\"\n \n #define TYPE_FSL_IMX6 \"fsl-imx6\"\ndiff --git a/include/hw/arm/fsl-imx6ul.h b/include/hw/arm/fsl-imx6ul.h\nindex 4e3209b25b2..f8f9c249a23 100644\n--- a/include/hw/arm/fsl-imx6ul.h\n+++ b/include/hw/arm/fsl-imx6ul.h\n@@ -34,7 +34,7 @@\n #include \"hw/usb/chipidea.h\"\n #include \"hw/usb/imx-usb-phy.h\"\n #include \"system/memory.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"qom/object.h\"\n #include \"qemu/units.h\"\n \ndiff --git a/include/hw/arm/fsl-imx7.h b/include/hw/arm/fsl-imx7.h\nindex 710831c8bf5..a573e0dd4f8 100644\n--- a/include/hw/arm/fsl-imx7.h\n+++ b/include/hw/arm/fsl-imx7.h\n@@ -37,7 +37,7 @@\n #include \"hw/pci-host/designware.h\"\n #include \"hw/usb/chipidea.h\"\n #include \"hw/core/or-irq.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"qom/object.h\"\n #include \"qemu/units.h\"\n \ndiff --git a/include/hw/arm/fsl-imx8mp.h b/include/hw/arm/fsl-imx8mp.h\nindex 4b367b754c6..3b6183ed1d6 100644\n--- a/include/hw/arm/fsl-imx8mp.h\n+++ b/include/hw/arm/fsl-imx8mp.h\n@@ -9,7 +9,7 @@\n #ifndef FSL_IMX8MP_H\n #define FSL_IMX8MP_H\n \n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"hw/char/imx_serial.h\"\n #include \"hw/gpio/imx_gpio.h\"\n #include \"hw/i2c/imx_i2c.h\"\ndiff --git a/hw/arm/boot.c b/hw/arm/boot.c\nindex c97d4c4e118..780b6be6371 100644\n--- a/hw/arm/boot.c\n+++ b/hw/arm/boot.c\n@@ -14,7 +14,7 @@\n #include <libfdt.h>\n #include \"hw/arm/boot.h\"\n #include \"hw/arm/linux-boot-if.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"exec/tswap.h\"\n #include \"exec/target_page.h\"\n #include \"system/kvm.h\"\ndiff --git a/hw/arm/exynos4210.c b/hw/arm/exynos4210.c\nindex 25c385ba1f5..5efe95030c0 100644\n--- a/hw/arm/exynos4210.c\n+++ b/hw/arm/exynos4210.c\n@@ -24,7 +24,7 @@\n #include \"qemu/osdep.h\"\n #include \"qapi/error.h\"\n #include \"exec/tswap.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"hw/cpu/a9mpcore.h\"\n #include \"hw/core/irq.h\"\n #include \"system/blockdev.h\"\ndiff --git a/hw/arm/mps3r.c b/hw/arm/mps3r.c\nindex 2d64a198c42..caad820d3bc 100644\n--- a/hw/arm/mps3r.c\n+++ b/hw/arm/mps3r.c\n@@ -29,7 +29,7 @@\n #include \"qapi/error.h\"\n #include \"qobject/qlist.h\"\n #include \"system/address-spaces.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"system/system.h\"\n #include \"hw/core/boards.h\"\n #include \"hw/core/or-irq.h\"\ndiff --git a/hw/arm/omap1.c b/hw/arm/omap1.c\nindex 47d0f0d7362..980959166d3 100644\n--- a/hw/arm/omap1.c\n+++ b/hw/arm/omap1.c\n@@ -22,7 +22,7 @@\n #include \"qemu/error-report.h\"\n #include \"qemu/main-loop.h\"\n #include \"qapi/error.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"system/address-spaces.h\"\n #include \"exec/cpu-common.h\"\n #include \"hw/core/hw-error.h\"\ndiff --git a/hw/arm/realview.c b/hw/arm/realview.c\nindex c9558be4d45..7e8acd34acd 100644\n--- a/hw/arm/realview.c\n+++ b/hw/arm/realview.c\n@@ -9,7 +9,7 @@\n \n #include \"qemu/osdep.h\"\n #include \"qapi/error.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"hw/core/sysbus.h\"\n #include \"hw/arm/boot.h\"\n #include \"hw/arm/primecell.h\"\ndiff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c\nindex 7fead1c3cff..5570a13c8a6 100644\n--- a/hw/arm/smmuv3.c\n+++ b/hw/arm/smmuv3.c\n@@ -26,7 +26,7 @@\n #include \"hw/core/qdev-properties.h\"\n #include \"hw/core/qdev.h\"\n #include \"hw/pci/pci.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"exec/target_page.h\"\n #include \"trace.h\"\n #include \"qemu/log.h\"\ndiff --git a/hw/intc/arm_gicv3_cpuif.c b/hw/intc/arm_gicv3_cpuif.c\nindex eaf1e512ede..fcb3922fa0f 100644\n--- a/hw/intc/arm_gicv3_cpuif.c\n+++ b/hw/intc/arm_gicv3_cpuif.c\n@@ -19,7 +19,7 @@\n #include \"trace.h\"\n #include \"gicv3_internal.h\"\n #include \"hw/core/irq.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n #include \"target/arm/cpregs.h\"\n #include \"target/arm/cpu-features.h\"\n #include \"target/arm/internals.h\"\ndiff --git a/hw/intc/arm_gicv3_cpuif_common.c b/hw/intc/arm_gicv3_cpuif_common.c\nindex ff1239f65db..e03085592e4 100644\n--- a/hw/intc/arm_gicv3_cpuif_common.c\n+++ b/hw/intc/arm_gicv3_cpuif_common.c\n@@ -11,7 +11,7 @@\n \n #include \"qemu/osdep.h\"\n #include \"gicv3_internal.h\"\n-#include \"cpu.h\"\n+#include \"target/arm/cpu.h\"\n \n void gicv3_set_gicv3state(CPUState *cpu, GICv3CPUState *s)\n {\n", "prefixes": [ "PULL", "04/48" ] }