Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2226096/?format=api
{ "id": 2226096, "url": "http://patchwork.ozlabs.org/api/patches/2226096/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260422083345.84443-2-krzysztof.kozlowski@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260422083345.84443-2-krzysztof.kozlowski@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-22T08:33:46", "name": "pinctrl: qcom: Unify user-visible \"Qualcomm\" name", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "2255f8b80ac0d200fde380e9c5a7a79c34badb1f", "submitter": { "id": 92171, "url": "http://patchwork.ozlabs.org/api/people/92171/?format=api", "name": "Krzysztof Kozlowski", "email": "krzysztof.kozlowski@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260422083345.84443-2-krzysztof.kozlowski@oss.qualcomm.com/mbox/", "series": [ { "id": 500945, "url": "http://patchwork.ozlabs.org/api/series/500945/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500945", "date": "2026-04-22T08:33:46", "name": "pinctrl: qcom: Unify user-visible \"Qualcomm\" name", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500945/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2226096/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2226096/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-35340-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=i1IbeI0+;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=aU3QqtAb;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35340-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"i1IbeI0+\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"aU3QqtAb\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0t1q3RG3z1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 18:39:27 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 6F9C530532CD\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 08:34:23 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 577323C3458;\n\tWed, 22 Apr 2026 08:33:54 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 400423BFE4A\n\tfor <linux-gpio@vger.kernel.org>; Wed, 22 Apr 2026 08:33:52 +0000 (UTC)", "from pps.filterd (m0279873.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63M4pDAZ2209080\n\tfor <linux-gpio@vger.kernel.org>; Wed, 22 Apr 2026 08:33:51 GMT", "from mail-qt1-f197.google.com (mail-qt1-f197.google.com\n [209.85.160.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dpengagft-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Wed, 22 Apr 2026 08:33:51 +0000 (GMT)", "by mail-qt1-f197.google.com with SMTP id\n d75a77b69052e-50b4b81c632so119680321cf.1\n for <linux-gpio@vger.kernel.org>;\n Wed, 22 Apr 2026 01:33:51 -0700 (PDT)", "from quoll ([178.197.219.94])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a5499b0edsm122624355e9.14.2026.04.22.01.33.48\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 22 Apr 2026 01:33:48 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776846834; cv=none;\n b=WEvlyL4zowbtVs6XpuSb8zMibBZWBVRXbkg54vlqjxRDZ12kwBK66mDdsVaTygOYJ0o76qdH7RF4EjJL9plceRu11mJu51gxWrbKa/A8G+qV17wCtFS7pUSE6q/Qvn8S6E0mcBkyFDeN9H0Q5zd6aqcVuW5qD12X3kmclw0+rgg=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776846834; c=relaxed/simple;\n\tbh=mxRX46fSAzLKWKV4skWMHsJlSMiLgEPID84N2mk3Czs=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=H9N4fi6eI0rXHCZHpxTQSUcgdjyShK3k7hJo1KhJL2RYG14aAgCWMJkUpZQXIZJR57X5N1gmGUXGvqQ+mSFix4jEv3GQ916kRf+/xVv4STh7pc6i+cUJ47MoC8EJJCdsxUrz6Zenv+ZoV8OORF1WuvDxxEvGMar90iFzNHst6hQ=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=i1IbeI0+;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=aU3QqtAb; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:message-id:mime-version\n\t:subject:to; s=qcppdkim1; bh=MRn+3G/iTNuUvQ9GEOcljSRsDHpT8BXFp3G\n\taCFSCj1M=; b=i1IbeI0+E2ZU/T6OAhL4bCw9/Mc/nJawFvzmuaMXpK4T0owrUKW\n\tPeothMIgqjt9evVGEBSkUtMHh9pHinXd4M5Cnq67wNW2RKMFGD+CrRCADMcq5Efz\n\t/HcDNw0HeZYPECnzp0JVTouJPuRbNNzKKPGi6/qm58b+DrYxwRiAPpw/LC/iLG3p\n\t4F7k8HMqAbmY3KbKDHKYUNPKxnp/CaF5yk1dqwTH0BzlVYOgDI7LmnCy0Epa0DhI\n\t1hpySxCYhGOsGXIZ6zbEuNb7cEHTFeumOqW5URVhuDsRYkDEIuYhbOOYAcC0AZaP\n\tsa2lQhRBXVw/8rASxA3hFddGDtqPOtZMOhA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776846830; x=1777451630;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=MRn+3G/iTNuUvQ9GEOcljSRsDHpT8BXFp3GaCFSCj1M=;\n b=aU3QqtAbG7pp3t7jOgPNq4plf1U/0dcFRn3FLxwAPMaMmrVP4XW9Ek+u7dhRkdyAgp\n 1O83YsP6MJPgTTW6SmXCX4hhwd3yPlTeE3o5LNePVjtkrYe7F3D9mS+6ubIwoPzHIoNc\n 7DZdwt/2sKpQ5dXTKOX1lKmyCQofiLC0uBlguY0b3qqE0vHPTGezvR/O5EbIIJuzqAHP\n CwEXnAaRVf53B4zEIGBpOUkIoU6035Al6TuFCrr1nl+LIn4PikygWLUHMQ9iXiLw0P87\n FgH9q6NTLewjpgF8MjB1U0Gr6NFELDR6r0JcxAHISNnvu2EoxWwfQDq5E+oA1NB/lQOK\n vnzA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776846830; x=1777451630;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=MRn+3G/iTNuUvQ9GEOcljSRsDHpT8BXFp3GaCFSCj1M=;\n b=qpI3M+wHMJrPNxeZ1zPrrna3ijpYSLUxr2mos4K/aRK8FwCmO7vq5R20IWFLhoPfV6\n jd2YwvZjL77jfYKZ8BQHU2gIZN7OBERB6XM0NRNez7PIJBOB0K5b85drbLH93P1OPGRo\n BJlk4SW4MGZKiBN8k4DdGxOOI9jqg03+wvPazq+ImfawBh8r2lkcaSpZAZS5N8Ia0AX9\n KAXjYqrek41g51OPi9GBFIi/Pp+bmAZXW+mxQikutIcDFNGIl9l4v6OvCw9IaCyJ3L9F\n yc/nhr8DkJ8EgFD4P1vzBTYP08yAaIw1pqXOEQUpwHy2T9w6/EQNOBLe4ThflevY/ibo\n 7zvA==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ896wjzmzA1xnK1MBQ8oPl5J04sAYhMbBDzkwdfOYAPQKx2XhPG+xfZmAaMTUBzBXC1hdHxEgYWUL9V@vger.kernel.org", "X-Gm-Message-State": "AOJu0YyjHhclTUovCTWxfMLlWE0KleH99+Tnlrp8SSmU6nwKA02yxICk\n\tSd9kAMb5Wz6/mm5PHTs1q9H/qXMFG5CutQiQ+2ucysoHlcJr+Mpnt/JPddzS/MzWCMeq3yx7rmz\n\taVmCaUnju7moRL5QseK/Q0rDc/BDTcnFuPrNCSLKUNUsu5ZrNs8ZGHeek4aLX7r3BejOndK7P", "X-Gm-Gg": "AeBDies3aPF9aQOMOrwV/eNbHt1L5uIWJPtQjQCsmLzi5Y+hYTATv6eQA2krB7EQvoz\n\t0aR5DcRIF3+SkvlZ8lzLE1ymig60fELnYsDnt9mHkti919h7/7VIxE3TbBVvquLYcAROBid8C5n\n\tDB7XMNzZIjqbyksfpLij12N40KmcxQqZjZcspdYuiGGfNk+m4rlyzjcXKIJe+w5CrsbFjeb3f0o\n\tJwibJtFdPoHgI2u4DYMmQxDLnUosvGSuvnicFiwSfAiw1NY5ycUN3gSPUmtUJTAzNzakpZUCO12\n\tSg5A7seacj5IwDQpYNLMfisPhcgKLoO9EyikYO5Z7cWcJdboMJ4JDrV+JqUfYZ/VFVOvjY38PYp\n\toivNfhMz+A3WlS3pCT+L9zXoVvuiw5nTWy7bXy7bv12ggPk8=", "X-Received": [ "by 2002:a05:622a:59c9:b0:50f:b790:96ae with SMTP id\n d75a77b69052e-50fb790a502mr82841881cf.22.1776846830084;\n Wed, 22 Apr 2026 01:33:50 -0700 (PDT)", "by 2002:a05:622a:59c9:b0:50f:b790:96ae with SMTP id\n d75a77b69052e-50fb790a502mr82841551cf.22.1776846829459;\n Wed, 22 Apr 2026 01:33:49 -0700 (PDT)" ], "From": "Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n linux-kernel@vger.kernel.org", "Cc": "Konrad Dybcio <konradybcio@kernel.org>,\n Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "Subject": "[PATCH] pinctrl: qcom: Unify user-visible \"Qualcomm\" name", "Date": "Wed, 22 Apr 2026 10:33:46 +0200", "Message-ID": "<20260422083345.84443-2-krzysztof.kozlowski@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.51.0", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=19876;\n i=krzysztof.kozlowski@oss.qualcomm.com;\n h=from:subject; bh=mxRX46fSAzLKWKV4skWMHsJlSMiLgEPID84N2mk3Czs=;\n b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp6IfpuFtK9vOn45Jic0Jeb7iH2CK5W5EaE7lkh\n yfjuafXjRyJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeiH6QAKCRDBN2bmhouD\n 1zL6D/4t3qgzBWfHU+b8jEmvja7bPHkffDCLIb0ldb9KI8aMsElIiJgHO8+hE9bkaqgtlTO44nZ\n i7ypYB2K98KqLME1PCx57IOqJf5kgDAgHmIR1VYXOgsuZN3gwMiaQ5iaCmvSCx4TDiDpGFG/yG0\n Y3GNMCK6pyl747s0YC81/cCf7w+iDj28G/WMzS3b/iSV91pX2WvD7yB+rQUwUdBmPGPkwChGHrT\n GG0xGzq1YRvqmQsFcxVjEGcgzgPY6g2Eop+7BdpwwzDNXBZh7ILem3T+GvaQ5UWY0Uph5BdlFUg\n RznRd3aTxMEYSb1BLY2yd1MvzmuK1zgkkv969VrmKixkg4h7MA3/XoEv6a4y6YrPXfrVPk0Mrtl\n qH2ogOviIxFDUBiYNNM8MTjaPSX5AG19Eng93SyXq3W9T3Hr3wA8AlCyLB4BNAtzz79V6TcRsMV\n /d8SX0z3uvuwILHy9bqF9+srrmVmdmx982/OrbeduNink+9B4kZKBJcSYMfpLx48ij0/fjRvFL/\n PSc85rOjTUeSkJMQ1tWvfNZg9i9CsAPhJSu9GXHzN3WCSyfXZKN9qzVZcZElaPhYrO9vG7hEbvA\n s0+QlMeoCvmqMQ/dfb5vc8bZ0Yj07OjetroZP8EZVN4mH5nDUzuznKi8Lx56YKUkF6ItsKYhgC0\n KLhGl8h6eMk2AIQ==", "X-Developer-Key": "i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;\n fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDIyMDA4MCBTYWx0ZWRfX3WVPNbdCGxRD\n WnItsi4w6ECbBteNSYLFYAb3hfI1IA48DiXxvz21qGrTD6hvWrC6mgdHfhhTEpg668rpA3QANKR\n 2nQtuRi4LmW5a2VBs9Vd6Gk6aP+Qcqy/YspYDAbYR1xKtq4RyVivA8FvR5KEvZnaX5wqOLpF2QM\n hVaIVD08TASZA9EGFKSupEKF3ibGXvNZlawZ1E3GV+mLestpkrTSFB883p8VPLqB8OXbqNzOzUv\n ij6BBxaTQvQq6toDwBfA7h3HvNrdT8r7PESaaMRpUGhgYv8c3jjwd3P16iHRb/15lv9zkSVJRbb\n 3YjzwZqRyBYyJ+fF/I2no9QVQI+6VTCmvT4Bc4hGtTPF1eiYSIkkoKvqo9AcWEz8AY+vBks4OYb\n 1f/gc1ORmawezVBTYvKK71P8BHtW1eX5AF6yBkER0Z/OEHGTMpgJEGnb58UGSNdHeVSJ7RwqPBO\n N+lk8wItVpKRoSl8oBw==", "X-Proofpoint-ORIG-GUID": "x-rdbt6Yv7WrJOkB3oj0Pp30rZLSHGgt", "X-Authority-Analysis": "v=2.4 cv=RYygzVtv c=1 sm=1 tr=0 ts=69e887ef cx=c_pps\n a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=VwQbUJbxAAAA:8\n a=EUspDBNiAAAA:8 a=6Jgk0Gayf_HrBCq1vBEA:9 a=a_PwQJl-kcHnX1M80qC6:22", "X-Proofpoint-GUID": "x-rdbt6Yv7WrJOkB3oj0Pp30rZLSHGgt", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-21_03,2026-04-21_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n spamscore=0 lowpriorityscore=0 adultscore=0 phishscore=0 malwarescore=0\n suspectscore=0 bulkscore=0 clxscore=1011 priorityscore=1501 impostorscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604220080" }, "content": "Various names for Qualcomm as a company are used in user-visible config\noptions: QCOM, Qualcomm and Qualcomm Technologies. Switch to unified\n\"Qualcomm\" so it will be easier for users to identify the options when\nfor example running menuconfig.\n\nSigned-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>\n\n---\n\nAnd \"Qualcomm Technologies\" has even variations over the tree:\nQualcomm Technologies\nQualcomm Technologies Inc.\nQualcomm Technologies, Inc.\n\nI am doing this tree wide:\nhttps://lore.kernel.org/all/?q=f%3Akrzysztof+s%3A%22Unify+user-visible%22+s%3AQualcomm\n---\n drivers/pinctrl/qcom/Kconfig | 24 ++++-----\n drivers/pinctrl/qcom/Kconfig.msm | 84 ++++++++++++++++----------------\n 2 files changed, 54 insertions(+), 54 deletions(-)", "diff": "diff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig\nindex 80af372a1147..3accf0b489bb 100644\n--- a/drivers/pinctrl/qcom/Kconfig\n+++ b/drivers/pinctrl/qcom/Kconfig\n@@ -49,7 +49,7 @@ config PINCTRL_QCOM_SSBI_PMIC\n \t devices are pm8058 and pm8921.\n \n config PINCTRL_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm LPASS LPI pin controller driver\"\n \tselect PINMUX\n \tselect PINCONF\n \tselect GENERIC_PINCONF\n@@ -61,7 +61,7 @@ config PINCTRL_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SoCs.\n \n config PINCTRL_MILOS_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc Milos LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm Milos LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -71,7 +71,7 @@ config PINCTRL_MILOS_LPASS_LPI\n \t platform.\n \n config PINCTRL_SC7280_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SC7280 and SM8350 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SC7280 and SM8350 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -81,7 +81,7 @@ config PINCTRL_SC7280_LPASS_LPI\n \t and SM8350 platforms.\n \n config PINCTRL_SDM660_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SDM660 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SDM660 LPASS LPI pin controller driver\"\n \tdepends on GPIOLIB\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n@@ -91,7 +91,7 @@ config PINCTRL_SDM660_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SDM660 platform.\n \n config PINCTRL_SM4250_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM4250 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM4250 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -100,7 +100,7 @@ config PINCTRL_SM4250_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SM4250 platform.\n \n config PINCTRL_SDM670_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SDM670 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SDM670 LPASS LPI pin controller driver\"\n \tdepends on GPIOLIB\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n@@ -110,7 +110,7 @@ config PINCTRL_SDM670_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SDM670 platform.\n \n config PINCTRL_SM6115_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM6115 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM6115 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -119,7 +119,7 @@ config PINCTRL_SM6115_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SM6115 platform.\n \n config PINCTRL_SM8250_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM8250 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM8250 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -128,7 +128,7 @@ config PINCTRL_SM8250_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SM8250 platform.\n \n config PINCTRL_SM8450_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM8450 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM8450 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -137,7 +137,7 @@ config PINCTRL_SM8450_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SM8450 platform.\n \n config PINCTRL_SC8280XP_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SC8280XP LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SC8280XP LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -146,7 +146,7 @@ config PINCTRL_SC8280XP_LPASS_LPI\n \t (Low Power Island) found on the Qualcomm Technologies Inc SC8280XP platform.\n \n config PINCTRL_SM8550_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM8550 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM8550 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\n@@ -156,7 +156,7 @@ config PINCTRL_SM8550_LPASS_LPI\n \t platform.\n \n config PINCTRL_SM8650_LPASS_LPI\n-\ttristate \"Qualcomm Technologies Inc SM8650 LPASS LPI pin controller driver\"\n+\ttristate \"Qualcomm SM8650 LPASS LPI pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \tdepends on PINCTRL_LPASS_LPI\n \thelp\ndiff --git a/drivers/pinctrl/qcom/Kconfig.msm b/drivers/pinctrl/qcom/Kconfig.msm\nindex 836cdeca1006..acd486d45335 100644\n--- a/drivers/pinctrl/qcom/Kconfig.msm\n+++ b/drivers/pinctrl/qcom/Kconfig.msm\n@@ -16,7 +16,7 @@ config PINCTRL_APQ8084\n \t Qualcomm TLMM block found in the Qualcomm APQ8084 platform.\n \n config PINCTRL_ELIZA\n-\ttristate \"Qualcomm Technologies Inc Eliza pin controller driver\"\n+\ttristate \"Qualcomm Eliza pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -26,7 +26,7 @@ config PINCTRL_ELIZA\n \t If unsure, say N.\n \n config PINCTRL_GLYMUR\n-\ttristate \"Qualcomm Technologies Inc Glymur pin controller driver\"\n+\ttristate \"Qualcomm Glymur pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -36,7 +36,7 @@ config PINCTRL_GLYMUR\n \t If unsure, say N.\n \n config PINCTRL_HAWI\n-\ttristate \"Qualcomm Technologies Inc Hawi pin controller driver\"\n+\ttristate \"Qualcomm Hawi pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -53,7 +53,7 @@ config PINCTRL_IPQ4019\n \t Qualcomm TLMM block found in the Qualcomm IPQ4019 platform.\n \n config PINCTRL_IPQ5018\n-\ttristate \"Qualcomm Technologies, Inc. IPQ5018 pin controller driver\"\n+\ttristate \"Qualcomm IPQ5018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n@@ -69,7 +69,7 @@ config PINCTRL_IPQ8064\n \t Qualcomm TLMM block found in the Qualcomm IPQ8064 platform.\n \n config PINCTRL_IPQ5210\n-\ttristate \"Qualcomm Technologies Inc IPQ5210 pin controller driver\"\n+\ttristate \"Qualcomm IPQ5210 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -77,7 +77,7 @@ config PINCTRL_IPQ5210\n \t Technologies Inc IPQ5210 platform.\n \n config PINCTRL_IPQ5332\n-\ttristate \"Qualcomm Technologies Inc IPQ5332 pin controller driver\"\n+\ttristate \"Qualcomm IPQ5332 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -85,7 +85,7 @@ config PINCTRL_IPQ5332\n \t Technologies Inc IPQ5332 platform.\n \n config PINCTRL_IPQ5424\n-\ttristate \"Qualcomm Technologies, Inc. IPQ5424 pin controller driver\"\n+\ttristate \"Qualcomm IPQ5424 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n@@ -94,7 +94,7 @@ config PINCTRL_IPQ5424\n IPQ5424.\n \n config PINCTRL_IPQ8074\n-\ttristate \"Qualcomm Technologies, Inc. IPQ8074 pin controller driver\"\n+\ttristate \"Qualcomm IPQ8074 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n@@ -103,7 +103,7 @@ config PINCTRL_IPQ8074\n \t IPQ8074.\n \n config PINCTRL_IPQ6018\n-\ttristate \"Qualcomm Technologies, Inc. IPQ6018 pin controller driver\"\n+\ttristate \"Qualcomm IPQ6018 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n@@ -112,7 +112,7 @@ config PINCTRL_IPQ6018\n \t IPQ6018.\n \n config PINCTRL_IPQ9574\n-\ttristate \"Qualcomm Technologies, Inc. IPQ9574 pin controller driver\"\n+\ttristate \"Qualcomm IPQ9574 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for\n@@ -121,7 +121,7 @@ config PINCTRL_IPQ9574\n IPQ9574.\n \n config PINCTRL_KAANAPALI\n-\ttristate \"Qualcomm Technologies Inc Kaanapali pin controller driver\"\n+\ttristate \"Qualcomm Kaanapali pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -244,28 +244,28 @@ config PINCTRL_QCS404\n \t TLMM block found in the Qualcomm QCS404 platform.\n \n config PINCTRL_QCS615\n-\ttristate \"Qualcomm Technologies QCS615 pin controller driver\"\n+\ttristate \"Qualcomm QCS615 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t TLMM block found on the Qualcomm QCS615 platform.\n \n config PINCTRL_QCS8300\n-\ttristate \"Qualcomm Technologies QCS8300 pin controller driver\"\n+\ttristate \"Qualcomm QCS8300 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm QCS8300 platform.\n \n config PINCTRL_QDF2XXX\n-\ttristate \"Qualcomm Technologies QDF2xxx pin controller driver\"\n+\ttristate \"Qualcomm QDF2xxx pin controller driver\"\n \tdepends on ACPI\n \thelp\n \t This is the GPIO driver for the TLMM block found on the\n \t Qualcomm Technologies QDF2xxx SOCs.\n \n config PINCTRL_QDU1000\n-\ttristate \"Qualcomm Technologies Inc QDU1000/QRU1000 pin controller driver\"\n+\ttristate \"Qualcomm QDU1000/QRU1000 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf, and gpiolib driver for the\n@@ -273,14 +273,14 @@ config PINCTRL_QDU1000\n \t Technologies Inc QDU1000 and QRU1000 platforms.\n \n config PINCTRL_SA8775P\n-\ttristate \"Qualcomm Technologies Inc SA8775P pin controller driver\"\n+\ttristate \"Qualcomm SA8775P pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux and pinconf driver for the Qualcomm\n \t TLMM block found on the Qualcomm SA8775P platforms.\n \n config PINCTRL_SAR2130P\n-\ttristate \"Qualcomm Technologies Inc SAR2130P pin controller driver\"\n+\ttristate \"Qualcomm SAR2130P pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -288,7 +288,7 @@ config PINCTRL_SAR2130P\n \t Technologies Inc SAR2130P platform.\n \n config PINCTRL_SC7180\n-\ttristate \"Qualcomm Technologies Inc SC7180 pin controller driver\"\n+\ttristate \"Qualcomm SC7180 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -296,7 +296,7 @@ config PINCTRL_SC7180\n \t Technologies Inc SC7180 platform.\n \n config PINCTRL_SC7280\n-\ttristate \"Qualcomm Technologies Inc SC7280 pin controller driver\"\n+\ttristate \"Qualcomm SC7280 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -304,7 +304,7 @@ config PINCTRL_SC7280\n \t Technologies Inc SC7280 platform.\n \n config PINCTRL_SC8180X\n-\ttristate \"Qualcomm Technologies Inc SC8180x pin controller driver\"\n+\ttristate \"Qualcomm SC8180x pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n@@ -313,7 +313,7 @@ config PINCTRL_SC8180X\n \t Technologies Inc SC8180x platform.\n \n config PINCTRL_SC8280XP\n-\ttristate \"Qualcomm Technologies Inc SC8280xp pin controller driver\"\n+\ttristate \"Qualcomm SC8280xp pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -321,7 +321,7 @@ config PINCTRL_SC8280XP\n \t Technologies Inc SC8280xp platform.\n \n config PINCTRL_SDM660\n-\ttristate \"Qualcomm Technologies Inc SDM660 pin controller driver\"\n+\ttristate \"Qualcomm SDM660 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -329,7 +329,7 @@ config PINCTRL_SDM660\n \t Technologies Inc SDM660 platform.\n \n config PINCTRL_SDM670\n-\ttristate \"Qualcomm Technologies Inc SDM670 pin controller driver\"\n+\ttristate \"Qualcomm SDM670 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -337,7 +337,7 @@ config PINCTRL_SDM670\n \t Technologies Inc SDM670 platform.\n \n config PINCTRL_SDM845\n-\ttristate \"Qualcomm Technologies Inc SDM845 pin controller driver\"\n+\ttristate \"Qualcomm SDM845 pin controller driver\"\n \tdepends on (OF || ACPI)\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n@@ -346,7 +346,7 @@ config PINCTRL_SDM845\n \t Technologies Inc SDM845 platform.\n \n config PINCTRL_SDX55\n-\ttristate \"Qualcomm Technologies Inc SDX55 pin controller driver\"\n+\ttristate \"Qualcomm SDX55 pin controller driver\"\n \tdepends on ARM || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -354,7 +354,7 @@ config PINCTRL_SDX55\n \t Technologies Inc SDX55 platform.\n \n config PINCTRL_SDX65\n- tristate \"Qualcomm Technologies Inc SDX65 pin controller driver\"\n+ tristate \"Qualcomm SDX65 pin controller driver\"\n depends on ARM || COMPILE_TEST\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -362,7 +362,7 @@ config PINCTRL_SDX65\n Technologies Inc SDX65 platform.\n \n config PINCTRL_SDX75\n- tristate \"Qualcomm Technologies Inc SDX75 pin controller driver\"\n+ tristate \"Qualcomm SDX75 pin controller driver\"\n depends on ARM64 || COMPILE_TEST\n help\n This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -370,7 +370,7 @@ config PINCTRL_SDX75\n Technologies Inc SDX75 platform.\n \n config PINCTRL_SM4450\n-\ttristate \"Qualcomm Technologies Inc SM4450 pin controller driver\"\n+\ttristate \"Qualcomm SM4450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -378,7 +378,7 @@ config PINCTRL_SM4450\n \t Technologies Inc SM4450 platform.\n \n config PINCTRL_SM6115\n-\ttristate \"Qualcomm Technologies Inc SM6115,SM4250 pin controller driver\"\n+\ttristate \"Qualcomm SM6115,SM4250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -386,7 +386,7 @@ config PINCTRL_SM6115\n \t Technologies Inc SM6115 and SM4250 platforms.\n \n config PINCTRL_SM6125\n-\ttristate \"Qualcomm Technologies Inc SM6125 pin controller driver\"\n+\ttristate \"Qualcomm SM6125 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -394,7 +394,7 @@ config PINCTRL_SM6125\n \t Technologies Inc SM6125 platform.\n \n config PINCTRL_SM6350\n-\ttristate \"Qualcomm Technologies Inc SM6350 pin controller driver\"\n+\ttristate \"Qualcomm SM6350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -402,7 +402,7 @@ config PINCTRL_SM6350\n \t Technologies Inc SM6350 platform.\n \n config PINCTRL_SM6375\n-\ttristate \"Qualcomm Technologies Inc SM6375 pin controller driver\"\n+\ttristate \"Qualcomm SM6375 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -410,7 +410,7 @@ config PINCTRL_SM6375\n \t Technologies Inc SM6375 platform.\n \n config PINCTRL_SM7150\n-\ttristate \"Qualcomm Technologies Inc SM7150 pin controller driver\"\n+\ttristate \"Qualcomm SM7150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -418,7 +418,7 @@ config PINCTRL_SM7150\n \t Technologies Inc SM7150 platform.\n \n config PINCTRL_MILOS\n-\ttristate \"Qualcomm Technologies Inc Milos pin controller driver\"\n+\ttristate \"Qualcomm Milos pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -426,7 +426,7 @@ config PINCTRL_MILOS\n \t Technologies Inc Milos platform.\n \n config PINCTRL_SM8150\n-\ttristate \"Qualcomm Technologies Inc SM8150 pin controller driver\"\n+\ttristate \"Qualcomm SM8150 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -434,7 +434,7 @@ config PINCTRL_SM8150\n \t Technologies Inc SM8150 platform.\n \n config PINCTRL_SM8250\n-\ttristate \"Qualcomm Technologies Inc SM8250 pin controller driver\"\n+\ttristate \"Qualcomm SM8250 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -442,7 +442,7 @@ config PINCTRL_SM8250\n \t Technologies Inc SM8250 platform.\n \n config PINCTRL_SM8350\n-\ttristate \"Qualcomm Technologies Inc SM8350 pin controller driver\"\n+\ttristate \"Qualcomm SM8350 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -450,7 +450,7 @@ config PINCTRL_SM8350\n \t Technologies Inc SM8350 platform.\n \n config PINCTRL_SM8450\n-\ttristate \"Qualcomm Technologies Inc SM8450 pin controller driver\"\n+\ttristate \"Qualcomm SM8450 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -458,7 +458,7 @@ config PINCTRL_SM8450\n \t Technologies Inc SM8450 platform.\n \n config PINCTRL_SM8550\n-\ttristate \"Qualcomm Technologies Inc SM8550 pin controller driver\"\n+\ttristate \"Qualcomm SM8550 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -466,7 +466,7 @@ config PINCTRL_SM8550\n \t Technologies Inc SM8550 platform.\n \n config PINCTRL_SM8650\n-\ttristate \"Qualcomm Technologies Inc SM8650 pin controller driver\"\n+\ttristate \"Qualcomm SM8650 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -474,7 +474,7 @@ config PINCTRL_SM8650\n \t Technologies Inc SM8650 platform.\n \n config PINCTRL_SM8750\n-\ttristate \"Qualcomm Technologies Inc SM8750 pin controller driver\"\n+\ttristate \"Qualcomm SM8750 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n@@ -482,7 +482,7 @@ config PINCTRL_SM8750\n \t Technologies Inc SM8750 platform.\n \n config PINCTRL_X1E80100\n-\ttristate \"Qualcomm Technologies Inc X1E80100 pin controller driver\"\n+\ttristate \"Qualcomm X1E80100 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\n \thelp\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n", "prefixes": [] }