Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2225562/?format=api
{ "id": 2225562, "url": "http://patchwork.ozlabs.org/api/patches/2225562/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421074204.2908422-3-frank.chang@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421074204.2908422-3-frank.chang@sifive.com>", "list_archive_url": null, "date": "2026-04-21T07:42:04", "name": "[v2,2/2] target/riscv: Add standard B extension implied rule", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "293ee115d6d3f2922c5bf8a8f355e32c6f43f8ff", "submitter": { "id": 79604, "url": "http://patchwork.ozlabs.org/api/people/79604/?format=api", "name": "Frank Chang", "email": "frank.chang@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421074204.2908422-3-frank.chang@sifive.com/mbox/", "series": [ { "id": 500751, "url": "http://patchwork.ozlabs.org/api/series/500751/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500751", "date": "2026-04-21T07:42:02", "name": "Add the implied rules for G and B extensions", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/500751/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225562/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225562/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=kdoVf6Am;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0DqG2BkHz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 17:43:06 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF5kU-00013C-33; Tue, 21 Apr 2026 03:42:22 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)\n id 1wF5kR-00012A-Ub\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 03:42:19 -0400", "from mail-pl1-x62f.google.com ([2607:f8b0:4864:20::62f])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)\n id 1wF5kQ-0004Il-4s\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 03:42:19 -0400", "by mail-pl1-x62f.google.com with SMTP id\n d9443c01a7336-2aaf43014d0so24026975ad.2\n for <qemu-devel@nongnu.org>; Tue, 21 Apr 2026 00:42:17 -0700 (PDT)", "from hsinchu16.internal.sifive.com ([210.176.154.34])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fa9ff918sm133191675ad.13.2026.04.21.00.42.12\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 21 Apr 2026 00:42:15 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1776757336; x=1777362136; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=+wnpLM1zgV9lQHEBMJ3HvQ/dnk60Wn5Ah4/Bdh1qDj0=;\n b=kdoVf6AmJJLvadwYOKrtNOZIqVatnicoD+U+SgX+D1UeVf4UsxCsZgasTy7B/Uv8qj\n AHF6rtbnwo17hB0usGME+jpbo1C6kRfyi+Tj6S18dqmh+GAnx5we/iphEM9o1TG4jaQr\n HFEbb3Rgh/4OkEu6lL3DyzCRWAPGkJoJHjaKN7K3wFw1teyUltaRXWP462ahnd6ZPvRR\n igRwPWobwnBCqzh3USMYtPFCynEWB3uiZMQ2ByVzj3B8RSnAVzs4Ue3ihXduzSkfP4hd\n HQQywOx3ghtZLWyTEXPXbVYVFr/eQIIQ8Wn32063SS2w6OgQm4rlE0tp+Jwz30FQgzQW\n 1myg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776757336; x=1777362136;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=+wnpLM1zgV9lQHEBMJ3HvQ/dnk60Wn5Ah4/Bdh1qDj0=;\n b=HjXVEghlvf5Yqp1P0Ql0fZoVDJ5ec5TXQ6gruF7/0FR0fOk6Pq8mvZAP5anlttUv73\n naIC5FmL1njc8TgEmSEGI9EZwwbrrJoqhgC9bZSJyBSt7lkaGRwr4k8FuPlD8ZczYqVu\n maiWPPa8beaF3lwTO8D8eVW/Z1LCwqtbX/gElP5Zl+f9sgyzBlrEXI4OelBNg1NL1iDo\n OStDZ34FDfy0mW2exrEPVYOnnAWEOPNbQSOG+hTz15CM/xFeD80vDELJFrKkt3xkihfA\n /OS1Oyj/HG8SPPaFrfIDZlhDkr6nKdtEM3vxlTtHPb3W8o9+fkn2YLx2CG2nsKZRPh4M\n tV7A==", "X-Gm-Message-State": "AOJu0Yy/ppF4rWJuEbNxj4wVhdpBnDzft9//E1Arf3MpfCnauwelgHOn\n SGMieCEB2fQYrGtI8fumtXmJpgJYNj1WQLKlS+jmGvnyxnB26ro0At9cMRB56kBjH9rYK5pUopS\n vY+0QcXndh9HpzbthimqslTyIW1VNMSRrMOra3tfbmmbDjqF283SxrFwYdljjiOG3KSQsZUDvUU\n POh0ci8cZlixJTRSJ6Vz6IvIvLR++VWaptTc8DtY5VlSzkpJ2b", "X-Gm-Gg": "AeBDievLZ64phB8iIOdemw3PzAqe3M//K2xqnuxNSn+wp3uAXe2oITRPtYWjXf3qbGB\n wQ/4yodMgKVJeOBQDBmgbquXtgvmEp23TPLnbcMkxuP27P1rHG0Wo6QvPcCXemvd38vlM04rfQL\n 74eGnaNXNXWUnWVWnHr26DIlBsJVXwwOEABoZbxIQXkuIyxXJDJ0sGRkYdP6+iey9DG3Q85cJcI\n tcPnZ1lVabrYSYzH0yK0F3Vs9dRUL5YruamKG/8sz1km0ZhwECYDXvPcHTlFgVTZ2J5DeXDWIjN\n B3wBQgifVcn772XhPu7U4bIR3otovwPPIC3weEXQ0mwefC4TuDxiHff096NJ5D8mEsCfj+K6ZLK\n 1+T3DKeKWezcXpF+KKOkGQX6IZA2YK5QLJvJ9GVWXQC08Sgyft0LpaS5tYfI7I4dpMg1XeA1DJG\n PjN7B2RKV66osZUBtbFoXrncXdjljynpNE2h5YtdLJX0Ae4AnUQdGjYPfQgJXX", "X-Received": "by 2002:a17:903:17cf:b0:2b0:52b7:e82 with SMTP id\n d9443c01a7336-2b5f9ed031amr171109405ad.16.1776757335872;\n Tue, 21 Apr 2026 00:42:15 -0700 (PDT)", "From": "frank.chang@sifive.com", "To": "qemu-devel@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>,\n qemu-riscv@nongnu.org (open list:RISC-V TCG CPUs),\n Frank Chang <frank.chang@sifive.com>,\n Jerry Zhang Jian <jerry.zhangjian@sifive.com>,\n Jim Shu <jim.shu@sifive.com>,\n Daniel Henrique Barboza <dbarboza@ventanamicro.com>", "Subject": "[PATCH v2 2/2] target/riscv: Add standard B extension implied rule", "Date": "Tue, 21 Apr 2026 15:42:04 +0800", "Message-ID": "<20260421074204.2908422-3-frank.chang@sifive.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421074204.2908422-1-frank.chang@sifive.com>", "References": "<20260421074204.2908422-1-frank.chang@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::62f;\n envelope-from=frank.chang@sifive.com; helo=mail-pl1-x62f.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Frank Chang <frank.chang@sifive.com>\n\nAdd the missing implied rule for standard B extension.\nStandard B extension implies Zba, Zbb, Zbs extensions.\nriscv_cpu_validate_b() is also removed as Zba, Zbb, Zbs extensions\ncan be enabled by the implied rule.\n\nRISC-V B spec: https://github.com/riscv/riscv-b\n\nReviewed-by: Jerry Zhang Jian <jerry.zhangjian@sifive.com>\nReviewed-by: Jim Shu <jim.shu@sifive.com>\nReviewed-by: Alistair Francis <alistair.francis@wdc.com>\nReviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>\nSigned-off-by: Frank Chang <frank.chang@sifive.com>\n---\n target/riscv/cpu.c | 14 +++++++++++++-\n target/riscv/tcg/tcg-cpu.c | 33 ---------------------------------\n 2 files changed, 13 insertions(+), 34 deletions(-)", "diff": "diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c\nindex 7978b4fad43..37a328f2df7 100644\n--- a/target/riscv/cpu.c\n+++ b/target/riscv/cpu.c\n@@ -2259,6 +2259,17 @@ static RISCVCPUImpliedExtsRule RVG_IMPLIED = {\n },\n };\n \n+static RISCVCPUImpliedExtsRule RVB_IMPLIED = {\n+ .is_misa = true,\n+ .ext = RVB,\n+ .implied_multi_exts = {\n+ CPU_CFG_OFFSET(ext_zba), CPU_CFG_OFFSET(ext_zbb),\n+ CPU_CFG_OFFSET(ext_zbs),\n+\n+ RISCV_IMPLIED_EXTS_RULE_END\n+ },\n+};\n+\n static RISCVCPUImpliedExtsRule ZCB_IMPLIED = {\n .ext = CPU_CFG_OFFSET(ext_zcb),\n .implied_multi_exts = {\n@@ -2646,7 +2657,8 @@ static RISCVCPUImpliedExtsRule ZVFBFA_IMPLIED = {\n \n RISCVCPUImpliedExtsRule *riscv_misa_ext_implied_rules[] = {\n &RVA_IMPLIED, &RVD_IMPLIED, &RVF_IMPLIED,\n- &RVM_IMPLIED, &RVV_IMPLIED, &RVG_IMPLIED, NULL\n+ &RVM_IMPLIED, &RVV_IMPLIED, &RVG_IMPLIED,\n+ &RVB_IMPLIED, NULL\n };\n \n RISCVCPUImpliedExtsRule *riscv_multi_ext_implied_rules[] = {\ndiff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c\nindex 840ef82350d..7255f73f5a2 100644\n--- a/target/riscv/tcg/tcg-cpu.c\n+++ b/target/riscv/tcg/tcg-cpu.c\n@@ -532,35 +532,6 @@ static void riscv_cpu_update_named_features(RISCVCPU *cpu)\n cpu->cfg.ext_ziccrse = cpu->cfg.has_priv_1_11;\n }\n \n-static void riscv_cpu_validate_b(RISCVCPU *cpu)\n-{\n- const char *warn_msg = \"RVB mandates disabled extension %s\";\n-\n- if (!cpu->cfg.ext_zba) {\n- if (!cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_zba))) {\n- cpu->cfg.ext_zba = true;\n- } else {\n- warn_report(warn_msg, \"zba\");\n- }\n- }\n-\n- if (!cpu->cfg.ext_zbb) {\n- if (!cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_zbb))) {\n- cpu->cfg.ext_zbb = true;\n- } else {\n- warn_report(warn_msg, \"zbb\");\n- }\n- }\n-\n- if (!cpu->cfg.ext_zbs) {\n- if (!cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_zbs))) {\n- cpu->cfg.ext_zbs = true;\n- } else {\n- warn_report(warn_msg, \"zbs\");\n- }\n- }\n-}\n-\n /*\n * Check consistency between chosen extensions while setting\n * cpu->cfg accordingly.\n@@ -571,10 +542,6 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)\n CPURISCVState *env = &cpu->env;\n Error *local_err = NULL;\n \n- if (riscv_has_ext(env, RVB)) {\n- riscv_cpu_validate_b(cpu);\n- }\n-\n if (riscv_has_ext(env, RVI) && riscv_has_ext(env, RVE)) {\n error_setg(errp,\n \"I and E extensions are incompatible\");\n", "prefixes": [ "v2", "2/2" ] }