Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2225462/?format=api
{ "id": 2225462, "url": "http://patchwork.ozlabs.org/api/patches/2225462/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-11-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:19", "name": "[10/37] target/arm: Enable EnFPM bits for FEAT_FPMR", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9d4b3a35a37fabb68d54fcc13a685340538be697", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225462/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225462/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Z1rAiTvy;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09d14G0Dz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:19:01 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Rx-0008IL-47; Tue, 21 Apr 2026 01:15:05 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RE-0007xn-Jc\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:28 -0400", "from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RB-0006N2-9w\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:19 -0400", "by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2b4583f0a1aso23520295ad.3\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:16 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.13\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:15 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748456; x=1777353256; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=CKmMywFawCK57VzKvKaE3Fm1cw6vdHmu9uE7XMxBtQ8=;\n b=Z1rAiTvyxCtLBemxG0mVrPyrEqbKi+6xF2WmT68/P0CCX8QbRpzRU8DzYcFdbvFSK1\n y9rFJsswMQycCQsxcIKXqKpN+eJofCIslZl6c/DRJhljATITukN29SRzm+o/DOZVWlUQ\n SwrKlOfHd0cJdtJBPjVb7LYM1zH91awnYuc6kKOa3XszF1il1Z6k75848Ng5ph2Ta5rW\n VcFwAMXwaJ9s+H/+2EjMCQUtyrexWGPRJzfUfA8QaZxYF0R2pHjkR5qB9mGX3m+Dzmrg\n I7FoQzoWwrYU47edLafo1nI0Gwu4OQRU0QRwAj2DCLFcTOsSMAL0Wb2/jKz9tWq5l65R\n r22w==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748456; x=1777353256;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=CKmMywFawCK57VzKvKaE3Fm1cw6vdHmu9uE7XMxBtQ8=;\n b=NpfYJGfErhy8MA50NkB8jJksTlhODE1cIjb2r86YEMaNSN6mxBCxF+6bScNuWKoraF\n 8gC16mljuRaSHjmY9mee11RErVovw8tFe5EijE2/7N7EW0oiM3c6fbSkwvgWEiisPTtd\n YzU1qCLChw0Dq2yEGuws+1n9XRKhB12KSktOYOW2FM+F3Rk4hX2gp6RufVUzF/nSTf3D\n bVvI83v3rVCSACLf+OiKW6Fad9zwfmUWwpABvUrT84/l8lgTxZ4yckErk2ELjNl/bqr6\n BTerSlJK/tSHsv63Jn0LOYTUoRNpKU9MVgPbYbHQbOZneOjt+JnROnl0lhLMU4TTFd3O\n bW6g==", "X-Gm-Message-State": "AOJu0YzZ3CgHp1uNIC1Nn63ETYmdJWl41/JagJkyo32/cXEslGrom22l\n WXEhyGqc5ifWCMQQ6ScJMfnr5efSkDO/EVHcy10aOA3dCwnbrNQE/kMhpcwqBROrmDegxGRek/Q\n GHE4L+qA=", "X-Gm-Gg": "AeBDiesWDqu/SlZ8ZsaHr523TeqIFfKTDlgkTXqfouxE4ntFMD0QWF+BwdCxyZacOfP\n 9sHfqNCBZs6vlF2hQNNuYYA7O6rsYWSk38S4G7WepJ1ksN3gGpN5Lf6XDv8uVkXYWSyGg5Hoosd\n kicOc8+1rnNvyfXHNqTH/l/XFuwuxt/ruUNqA4Ys/ktZaLRGW9lfRQCvotPHdXxvomixbHwcJcI\n MIZgakcPH5y8X1eU9jCa73ao6+p5h3evtAk6WyjkKCRIAXwvdPtUxyVV4waM/skZC4F/PUIgRLV\n PvsN0icPnd0wultIQ4QJkd+poVLJxgBIoctGXngqM4IVGpzqz8affd1n7QTkIxItqlj6hZ+Anfx\n ZaiHKDsWpn43JsplYwW6NFINYJbU7+uFeeJECXbQidPOA+E4AiUPTyQRD4OFzcKGOfQ8FjBW9UH\n HcFFdHu1Ujy27/HmSMIuRrcjiVIA+720Sa6oiUDArn", "X-Received": "by 2002:a17:902:da89:b0:2b0:ba14:fc55 with SMTP id\n d9443c01a7336-2b5f9fa70camr183057305ad.29.1776748455649;\n Mon, 20 Apr 2026 22:14:15 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 10/37] target/arm: Enable EnFPM bits for FEAT_FPMR", "Date": "Tue, 21 Apr 2026 15:13:19 +1000", "Message-ID": "<20260421051346.41106-11-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/helper.c | 9 +++++++++\n 1 file changed, 9 insertions(+)", "diff": "diff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 1a0673a343..06b5fbbe55 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -787,6 +787,9 @@ static void scr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)\n if (cpu_isar_feature(aa64_mec, cpu)) {\n valid_mask |= SCR_MECEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ valid_mask |= SCR_ENFPM;\n+ }\n } else {\n valid_mask &= ~(SCR_RW | SCR_ST);\n if (cpu_isar_feature(aa32_ras, cpu)) {\n@@ -4030,6 +4033,9 @@ static void hcrx_write(CPUARMState *env, const ARMCPRegInfo *ri,\n if (cpu_isar_feature(aa64_gcs, cpu)) {\n valid_mask |= HCRX_GCSEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ valid_mask |= HCRX_ENFPM;\n+ }\n \n /* Clear RES0 bits. */\n env->cp15.hcrx_el2 = value & valid_mask;\n@@ -4103,6 +4109,9 @@ uint64_t arm_hcrx_el2_eff(CPUARMState *env)\n if (cpu_isar_feature(aa64_gcs, cpu)) {\n hcrx |= HCRX_GCSEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ hcrx |= HCRX_ENFPM;\n+ }\n return hcrx;\n }\n if (arm_feature(env, ARM_FEATURE_EL3) && !(env->cp15.scr_el3 & SCR_HXEN)) {\n", "prefixes": [ "10/37" ] }