Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2225461/?format=api
{ "id": 2225461, "url": "http://patchwork.ozlabs.org/api/patches/2225461/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-13-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:21", "name": "[12/37] target/arm: Add FPMR_EL to TBFLAGS", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9336d2ddcc8752f7c21c9f6e2d38502d09828545", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225461/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225461/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Qh2QXm0C;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09cv11Ylz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:18:55 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3S2-0008Lf-Gr; Tue, 21 Apr 2026 01:15:10 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RH-0007yV-Qj\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:32 -0400", "from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RG-0006R6-5O\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:23 -0400", "by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2a871daa98fso25127815ad.1\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:21 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.18\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:20 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748461; x=1777353261; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=V7aV4/ccpJY3oIK25szkraYIxGpm+6Rk3RJv/5vVfmY=;\n b=Qh2QXm0C8UpS2Cqpe1vzaqkknNeNTMzJsxdEka0SQxLCj7AfTGeGOwp9ZEQ7+H5RpD\n UATes9YDY0hUlXtfjSTg6emiShsHfrtBf6RIPSfD9FtVBrk/ViRAp7E93pSrnByezl9x\n 7Vq8/SpzKDNu3afED0cSYNfhT/CgE8ioKbtFOuAos2G8XlIOMCkm2gtkxeSo1nrHeUfE\n yhGtIF53kbMZZSA4tSaPQhkX9CYdMYybhc42YMiDHw/bscMR1g8EYwBTw08VAvVkzv3B\n hhdm1enVtraIHiD3F9WuSU9VsBkmqjBVtV93UUzA2zyfSFxeNj027a9EaHVztAKmqeou\n pAqQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748461; x=1777353261;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=V7aV4/ccpJY3oIK25szkraYIxGpm+6Rk3RJv/5vVfmY=;\n b=pwueqllaAlkK1LUqzvuYitPxv4wkpFA0uYmwOhi4J/JZPX4V89BbQZar2q+aFcnZ3l\n +ujhKDLT7W55177YMW0ekDUmz3vtUnkkMSivjgD2FCm7gFOg2pnKedcZlYaQhZtwtZSd\n 90HTFdubpedV4btH6uHDiIWSwNiZiFajHpnB/tIEIwBDfQTOWCcva4vpbNvasxwY5dCz\n bqwZ7xxAI0B+edjNu++i1q28A/zw9Rt57Az/R3qJNrxie3UOBPd990QfcLbhVkHt3H+B\n gl/kk1ZJ4IzYUXTupn1AiHP0wHfNK/rGQUe2SaBQSfk7Chx2ngdPodxtP49g8docL6fE\n 8cXg==", "X-Gm-Message-State": "AOJu0YxyoU2VkgntElofjZDZcksR6POv6o3ylh5wWkDJPvZFq6nIBDKD\n vi93Q8C6Ai4XUz7FB1CfMdU2d29SWFF/APL+VNhfKn2jul0TRmC4ntWBpWZKaCt2Hu10hO0J6Iz\n jqjIsL1A=", "X-Gm-Gg": "AeBDiet4kp8izFf1ghrxWkihsQ8DCM/dUeDI3e6pHkueSqtPOXlT6xlNAkR4ul6gljf\n mSDaraUEDYrnN1BHXi27rgSSV+tVs7QIjMiM5kI+SH6Tt5twpFmrBr2TQ6GxcNEhq9x3+HFDWvn\n 0JCtFgibNcQMzjn1t0OCTRnZZuYbZuk+Fp71wteMV6Twm39iDnO/tdtVDh6esZpy32FKBvPFXeM\n EHQSWOeFbJSS1zP1TUdarWKUKEhgM3FBunb41Lc+RV6bnEaXTVl65e60MPXkSGMNh8E+kuqyeVn\n GdxglIx0Xnv27EMwYaYt0lYehabnMjOd0x8tysPH8E2M7Rxm8uL1U87SRMbjgTQwuNm/+1PoIM8\n Xzv7bXR9FKLK4HW9lS0xHAdUI9GP0JfPSWnr2GQ2CdvP9Th/1VEjLad64NGDCKeN3iGmrmjVWXc\n EjYuyhXB4ygL1HQL9WsPEXK7C6zfgqpLdh8Yl8x2TM", "X-Received": "by 2002:a17:903:2acb:b0:2b4:6398:6aa2 with SMTP id\n d9443c01a7336-2b5f9f3a802mr183683845ad.27.1776748460518;\n Mon, 20 Apr 2026 22:14:20 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 12/37] target/arm: Add FPMR_EL to TBFLAGS", "Date": "Tue, 21 Apr 2026 15:13:21 +1000", "Message-ID": "<20260421051346.41106-13-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Prepare to perform access checks for direct and\nindirect uses of FPMR.\n\nSigned-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.h | 1 +\n target/arm/tcg/translate.h | 2 ++\n target/arm/tcg/hflags.c | 41 ++++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 1 +\n 4 files changed, 45 insertions(+)", "diff": "diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex deab811ba4..e78bc1737d 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -2536,6 +2536,7 @@ FIELD(TBFLAG_A64, ZT0EXC_EL, 39, 2)\n FIELD(TBFLAG_A64, GCS_EN, 41, 1)\n FIELD(TBFLAG_A64, GCS_RVCEN, 42, 1)\n FIELD(TBFLAG_A64, GCSSTR_EL, 43, 2)\n+FIELD(TBFLAG_A64, FPMR_EL, 45, 2)\n \n /*\n * Helpers for using the above. Note that only the A64 accessors use\ndiff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h\nindex 3e3094a463..4001f2fc36 100644\n--- a/target/arm/tcg/translate.h\n+++ b/target/arm/tcg/translate.h\n@@ -199,6 +199,8 @@ typedef struct DisasContext {\n uint8_t gm_blocksize;\n /* True if the current insn_start has been updated. */\n bool insn_start_updated;\n+ /* FMPR exception EL or 0 if enabled. */\n+ uint8_t fpmr_el;\n /* Offset from VNCR_EL2 when FEAT_NV2 redirects this reg to memory */\n uint32_t nv2_redirect_offset;\n } DisasContext;\ndiff --git a/target/arm/tcg/hflags.c b/target/arm/tcg/hflags.c\nindex 7e6f8d3647..6759b36f28 100644\n--- a/target/arm/tcg/hflags.c\n+++ b/target/arm/tcg/hflags.c\n@@ -237,6 +237,43 @@ static int zt0_exception_el(CPUARMState *env, int el)\n return 0;\n }\n \n+/*\n+ * Return the exception level to which exceptions should be taken for FPMR.\n+ * C.f. the ARM pseudocode function CheckFPMREnabled.\n+ */\n+static int fpmr_exception_el(CPUARMState *env, int el)\n+{\n+ switch (el) {\n+ case 0:\n+ if (el_is_in_host(env, el)) {\n+ if (!(env->cp15.sctlr_el[2] & SCTLR_EnFPM)) {\n+ return 2;\n+ }\n+ break;\n+ }\n+ if (!(env->cp15.sctlr_el[1] & SCTLR_EnFPM)) {\n+ return 1;\n+ }\n+ /* fall through */\n+ case 1:\n+ if (!(arm_hcrx_el2_eff(env) & HCRX_ENFPM)) {\n+ return 2;\n+ }\n+ break;\n+ case 2:\n+ break;\n+ case 3:\n+ return 0;\n+ default:\n+ g_assert_not_reached();\n+ }\n+ if (arm_feature(env, ARM_FEATURE_EL3)\n+ && !(env->cp15.scr_el3 & SCR_ENFPM)) {\n+ return 3;\n+ }\n+ return 0;\n+}\n+\n static CPUARMTBFlags rebuild_hflags_a64(CPUARMState *env, int el, int fp_el,\n ARMMMUIdx mmu_idx)\n {\n@@ -500,6 +537,10 @@ static CPUARMTBFlags rebuild_hflags_a64(CPUARMState *env, int el, int fp_el,\n }\n }\n \n+ if (cpu_isar_feature(aa64_fpmr, env_archcpu(env))) {\n+ DP_TBFLAG_A64(flags, FPMR_EL, fpmr_exception_el(env, el));\n+ }\n+\n return rebuild_hflags_common(env, fp_el, mmu_idx, flags);\n }\n \ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 9f375b05ca..ef6038e98b 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -10725,6 +10725,7 @@ static void aarch64_tr_init_disas_context(DisasContextBase *dcbase,\n dc->gcs_en = EX_TBFLAG_A64(tb_flags, GCS_EN);\n dc->gcs_rvcen = EX_TBFLAG_A64(tb_flags, GCS_RVCEN);\n dc->gcsstr_el = EX_TBFLAG_A64(tb_flags, GCSSTR_EL);\n+ dc->fpmr_el = EX_TBFLAG_A64(tb_flags, FPMR_EL);\n dc->vec_len = 0;\n dc->vec_stride = 0;\n dc->cp_regs = arm_cpu->cp_regs;\n", "prefixes": [ "12/37" ] }