Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2225459/?format=api
{ "id": 2225459, "url": "http://patchwork.ozlabs.org/api/patches/2225459/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-7-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:15", "name": "[06/37] target/arm: Update SCR bits for Arm ARM M.a.a", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "80331f9d419d469f9b0646915f2742197f0c0380", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225459/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225459/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Q1JM7JEB;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09cX0spJz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:18:36 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Rx-0008IT-67; Tue, 21 Apr 2026 01:15:05 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3RA-0007xU-W3\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:23 -0400", "from mail-pj1-x1033.google.com ([2607:f8b0:4864:20::1033])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3R3-0006Lu-Fk\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:11 -0400", "by mail-pj1-x1033.google.com with SMTP id\n 98e67ed59e1d1-35da1af3e10so3670610a91.3\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:07 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.04\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:05 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748446; x=1777353246; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=KcGt5HtaQY1O1QBUWApZ7ywTFf0PmVn1ovydl4Xl+Uc=;\n b=Q1JM7JEBNH5qKYqgy1ttgEXEcYMFkhnKK5iPNm8rYr+HU7WSlJ2/EsV91AMhlP+5IT\n xg7PIt+t10N0MUvFhooq+NFxTVJlYcnGEThYYh0LzHJOa2DLFb0xJILSrxtf/4y2UcUU\n v7Sg/Wg9Vd5WP9UE4yXmcwWm/+DJxGceE9vFE8gAsNxymNxNYDjXMVZRu87EEeSu3UPF\n aBbB/8MMqOYP0g7gJNFyMuMEXwiJp3qwKcUW7pYRgj0Yq6+TnietHOC3/g4zsrYIHeWS\n yiNtI6F2sO1lml4hO+kE+OoAajcOZLI4itinbBjAUcbdsw1dl9jZCVbA2UNCTrP+CpQJ\n 1D9Q==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748446; x=1777353246;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=KcGt5HtaQY1O1QBUWApZ7ywTFf0PmVn1ovydl4Xl+Uc=;\n b=qFP9pX6UqZ77+iZvyH6S6w0GMvw5ZlllQfK6dC+UAcqxMSylEjR0bQ/7/xVV89WSH4\n jvzRbjzeVJpSbbRHFKtMT0/SJoUzjmv5kjNo77pua/QGGt9fu6RvjRnnx7x0+XXx9LYF\n qOJcMdQ09yKQqWk3LlITaRkcvGPSXdyhd4+1AKWMJRrcxi9bCrytQ1Bj0jRFi3y7Wubc\n 9MmrmEtFyHDNuDXzftpyCveYQWgviQFIAycrdZRhRMGfVamYKSBuCEnPB0tR+NXmSZRl\n hL4Fr4nYQpOv3gNu6y5EEDdJUEYQ13+XK9pWY8i68EGMs+pAQmwXw1I8yUvt4WTBGbKJ\n n4Ew==", "X-Gm-Message-State": "AOJu0YxICebdelcelBnOmzB+nKQzE6aUcggAD/ag2J1kuTPVaVnihltJ\n HEgP2GiTCEH6pYG5FGoI/ylUri/ZuF7Gqg4WPrDZDbIu1n4a6Y6mh4ejudOMN9m5GEJIXDuGzit\n lYFrDwlA=", "X-Gm-Gg": "AeBDieuX4Ak8GC7ga/CJ/C6UjbNc16XC/eLE/3E9PzSozoZXDZfe3sGeRkRbKlfIHqz\n dolUdLYOj5XdS9t1M4cYG6XjdByTc9TZFlJRedZ8Yxp7c/8/jd5W+PNOAyqiDsJoxtHueWQEkPt\n Nns7r1mCSdJe3a/zbmcjE685M/7uzXzQrw1yfA3BwMJzMVYCv8wP/PxtUakghVcLhFQdXpdZZcn\n pGK8M/lez5vYeLbB3Vujq8HGmsoQ+wiEJ2C977klfSADeIUnz6UUsPZFVWDtUkhrjFT76+rZeky\n rRD667KOFj1ULCtrC6uf4xBGSv4XxpqS/ZbCYrY5Y9EHHauwaRlw9t0JbX5a2wjvXhyIoSUUu/1\n pH9eMg2YXgL6pb15Z5sNhLqH4oslDo+0OAHc2BgwYSszSSEh275Mlzke5M9K8x/nclgJKBimcby\n 7SWmPzQPjebQK+TPl9w/ja8in67yYRB3CnljFZTz3M", "X-Received": "by 2002:a17:90b:5490:b0:35e:594a:5b6b with SMTP id\n 98e67ed59e1d1-361404992a1mr19270972a91.24.1776748446385;\n Mon, 20 Apr 2026 22:14:06 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 06/37] target/arm: Update SCR bits for Arm ARM M.a.a", "Date": "Tue, 21 Apr 2026 15:13:15 +1000", "Message-ID": "<20260421051346.41106-7-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::1033;\n envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1033.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.h | 11 +++++++++++\n 1 file changed, 11 insertions(+)", "diff": "diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 657ff4ab20..6ec3845edf 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -1794,6 +1794,17 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)\n #define SCR_AIEN (1ULL << 46)\n #define SCR_GPF (1ULL << 48)\n #define SCR_MECEN (1ULL << 49)\n+#define SCR_ENFPM (1ULL << 50)\n+#define SCR_TMEA (1ULL << 51)\n+#define SCR_TWERR (1ULL << 52)\n+#define SCR_PFAREN (1ULL << 53)\n+#define SCR_SRMASKEN (1ULL << 54)\n+#define SCR_ENIDCP128 (1ULL << 55)\n+#define SCR_DSE (1ULL << 57)\n+#define SCR_ENDSE (1ULL << 58)\n+#define SCR_FGTEN2 (1ULL << 59)\n+#define SCR_HDBSSEN (1ULL << 60)\n+#define SCR_HACEBSEN (1ULL << 61)\n #define SCR_NSE (1ULL << 62)\n \n /* GCSCR_ELx fields */\n", "prefixes": [ "06/37" ] }