Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2225449/?format=api
{ "id": 2225449, "url": "http://patchwork.ozlabs.org/api/patches/2225449/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-37-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:45", "name": "[36/37] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "a98220acd23fffa877712dd1d2dc50a6d627398e", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225449/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225449/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=c0ADSwEi;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09ZX5lt2z1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:16:52 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3TG-0001FH-Q7; Tue, 21 Apr 2026 01:16:28 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3SF-00005T-5O\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:31 -0400", "from mail-pg1-x531.google.com ([2607:f8b0:4864:20::531])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3SC-0006wK-Ak\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:22 -0400", "by mail-pg1-x531.google.com with SMTP id\n 41be03b00d2f7-c76b9efc299so1472737a12.0\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:15:18 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.15.15\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:15:17 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748518; x=1777353318; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=JHw9W0r73gnNntSyeFRZzouxm1QL1rIad4n1+k+yIsY=;\n b=c0ADSwEiGQe4Fwc2BBFFK+jkd4l6W/BlJOr3bULl3Q6pYRW7mFZgg45PcpyjFnEkgj\n G4891Fg3Iz/Z2lIz9dvXmoiM6AQoIvLAWIItFlQKVeL1I87bQkDcW0GZRtE7PlEP/mle\n qzVj1D1y6eA8LOwOQfTwL2+A1be8ZuIeT2cMxwGwtZU+0EXEJKZbFyJdZUvtea2PZLOc\n s0tDuLT/7tCQfMbNBZbl06eJuSkJ7M5DDdD0iwikBDcmKxmm6NOYoJlE8GOCbP9xUZzC\n ZzO/bz8GvWwumsFDDnSS6ulAMGXgDR/WRiSsUmoogHYOvzZYsBvqCWPPhHcoCPd7UXYk\n uPOg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748518; x=1777353318;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=JHw9W0r73gnNntSyeFRZzouxm1QL1rIad4n1+k+yIsY=;\n b=cEm6cpMxp7X66GqSjgprBUiKtBdTXEUT/I1HCpvNJzpb3E1nPe/tYvncoInHtVpXIn\n pmX2MScaDXwpeKkWJhP9ae2bzcMafzc5OUMuoPIOtjqxGsPa5pjjhWBZFLd0CHcGGqis\n zvnwj4byxZPprGPrHp0aCj/wk8Chnj73DX6Oj9uKVr51qeBBhOH6pQaPG6ixsC4C45Nh\n oXF+lTReWiRHZk0BBMnWeWo26gKSlSOFTyUtMXebucBj06f7eihyHb43xzqzP4UwVX/I\n wSzvosZRgT7YZR9jO5lbxql2t0Ki9zvOuuwBlwv0Qgg9VmKLCwCuyvJg8BlwFw15Q6Nu\n Qn5Q==", "X-Gm-Message-State": "AOJu0Yx5PthO8zGchG1KYC8hBSP1X2rG8p8B895SS20LQBVlXIAeqiHI\n dKkLUk9hJGmm/hau2MYruuGDVZdrwldW8yRruu93gyN36Y3jkXpgHgfnwjt++v21N/nv13oFbKQ\n TpzUbVss=", "X-Gm-Gg": "AeBDievCXATYrPQb2L7h+Q6SK6G2puzOR+56FZ2PWDImyW+AwKh/A287DduECastyH0\n 5bRSLMewJddD6SrvhpqDNCiUyFqn8HtdlXb890HpEHr77T/sB1qxD8FLZsoLh6vflWWAQWZG0lJ\n F2q2uja4xpZMsuXtPT1TrQnQOkTR81mOb2AnqLVtYY32BNc9FaY0+mOuXbEm1zp1AsDiGJrgUWy\n hYf9dAAfRMzwSyYbh32vsQ4ZeYHbA5TYIjoBnk/HHakS8nnLkycrp3nuGzgyTtwmIiswHetk3ZD\n f26+bQ/UwzO+XBw5N7b5ik6z1LO0clyoKedEB4S5lowk3h/+7Djmji6+K7SMyH2UBVjCMgSp23F\n qnyM6BmNYz1Rg1w6vQZ1ADP+ZJqNcb4r9VO5HJqtT2sekcc9bXWP85iJ9m5wYPg4/tCp5ijLDEv\n mkBSjrGHcJaWD5szLj3nCnl/AX157kalOr8k4n1+c5y6b0AuBJnxk=", "X-Received": "by 2002:a17:902:930b:b0:2b2:67ca:5fff with SMTP id\n d9443c01a7336-2b5f9fd24b7mr118390615ad.28.1776748517640;\n Mon, 20 Apr 2026 22:15:17 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 36/37] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME", "Date": "Tue, 21 Apr 2026 15:13:45 +1000", "Message-ID": "<20260421051346.41106-37-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::531;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x531.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-fp8-defs.h | 2 +\n target/arm/tcg/fp8_helper.c | 95 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-sme.c | 3 +\n target/arm/tcg/sme.decode | 3 +\n 4 files changed, 103 insertions(+)", "diff": "diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 5863a6dbb8..36ae977431 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -21,3 +21,5 @@ DEF_HELPER_FLAGS_4(sve2_fcvtn_bh, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_5(advsimd_fcvt_bs, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_fcvtnb_bs, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_fcvtnt_bs, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvt_bs, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sme2_fcvtn_bs, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex ebd448b466..099ca44c4a 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -645,3 +645,98 @@ void HELPER(sve2_fcvtnt_bs)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n \n fp8_finish(env, &ctx);\n }\n+\n+void HELPER(sme2_fcvt_bs)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ ARMVectorReg scratch[4];\n+ FP8Context ctx = fp8_dst_start(env, desc);\n+ uint32_t *n = vn;\n+ uint8_t *d = vd;\n+ bool osc = FIELD_EX64(env->vfp.fpmr, FPMR, OSC);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 4;\n+ size_t stride = sizeof(ARMVectorReg) / 4;\n+\n+ if (vectors_overlap(vd, 1, vn, 4)) {\n+ n = memcpy(scratch, vn, sizeof(scratch));\n+ }\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; i++) {\n+ for (size_t j = 0; j < 4; j++) {\n+ float32 e = n[H4(i) + stride * j];\n+ d[H1(i + nelem * j)] =\n+ float32_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; i++) {\n+ for (size_t j = 0; j < 4; j++) {\n+ float32 e = n[H4(i) + stride * j];\n+ d[H1(i + nelem * j)] =\n+ float32_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ }\n+ break;\n+ default:\n+ float8_invalid_output(d, oprsz, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\n+\n+void HELPER(sme2_fcvtn_bs)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_dst_start(env, desc);\n+ uint32_t *n0 = vn;\n+ uint32_t *n1 = vn + sizeof(ARMVectorReg);\n+ uint32_t *n2 = vn + sizeof(ARMVectorReg) * 2;\n+ uint32_t *n3 = vn + sizeof(ARMVectorReg) * 3;\n+ uint8_t *d = vd;\n+ bool osc = FIELD_EX64(env->vfp.fpmr, FPMR, OSC);\n+ size_t oprsz = simd_oprsz(desc);\n+ size_t nelem = oprsz / 4;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float32 e0 = n0[H2(i)];\n+ float32 e1 = n1[H2(i)];\n+ float32 e2 = n2[H2(i)];\n+ float32 e3 = n3[H2(i)];\n+ d[H1(4 * i + 0)] =\n+ float32_to_float8_e5m2(e0, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 1)] =\n+ float32_to_float8_e5m2(e1, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 2)] =\n+ float32_to_float8_e5m2(e2, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 3)] =\n+ float32_to_float8_e5m2(e3, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float32 e0 = n0[H2(i)];\n+ float32 e1 = n1[H2(i)];\n+ float32 e2 = n2[H2(i)];\n+ float32 e3 = n3[H2(i)];\n+ d[H1(4 * i + 0)] =\n+ float32_to_float8_e4m3(e0, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 1)] =\n+ float32_to_float8_e4m3(e1, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 2)] =\n+ float32_to_float8_e4m3(e2, ctx.scale, osc, &ctx.stat);\n+ d[H1(4 * i + 3)] =\n+ float32_to_float8_e4m3(e3, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float8_invalid_output(d, oprsz, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex b112f16cd7..c57c7c122e 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -1571,6 +1571,9 @@ static bool trans_FCVT_bh(DisasContext *s, arg_zz_n *a)\n return true;\n }\n \n+TRANS_FEAT(FCVT_bs, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvt_bs, 0)\n+TRANS_FEAT(FCVTN_bs, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_fcvtn_bs, 0)\n+\n static bool do_zipuzp_4(DisasContext *s, arg_zz_e *a,\n gen_helper_gvec_2 * const fn[5])\n {\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex a02bcc0e22..2b9e41a75a 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -865,6 +865,9 @@ BF2CVTL 11000001 111 00110 111000 ..... ....1 @zz_2x1\n \n FCVT_bh 11000001 001 00100 111000 ....0 ..... @zz_1x2\n \n+FCVT_bs 11000001 001 10100 111000 ...00 ..... @zz_1x4\n+FCVTN_bs 11000001 001 10100 111000 ...01 ..... @zz_1x4\n+\n ZIP_4 11000001 esz:2 1 10110 111000 ...00 ... 00 \\\n &zz_e zd=%zd_ax4 zn=%zn_ax4\n ZIP_4 11000001 001 10111 111000 ...00 ... 00 \\\n", "prefixes": [ "36/37" ] }