Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2223926/?format=api
{ "id": 2223926, "url": "http://patchwork.ozlabs.org/api/patches/2223926/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/53e73707092d31bcde6ed8189c5496b00345f8fa.1776339451.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<53e73707092d31bcde6ed8189c5496b00345f8fa.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-16T11:39:04", "name": "[v5,15/16] tests/hexagon: add tests for v68 HVX IEEE float comparisons", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "2cdf38ba30ef785f3c9df886fee03be985b2c9da", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/53e73707092d31bcde6ed8189c5496b00345f8fa.1776339451.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 500137, "url": "http://patchwork.ozlabs.org/api/series/500137/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500137", "date": "2026-04-16T11:38:50", "name": "hexagon: add missing HVX float instructions", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/500137/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2223926/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2223926/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=SMexECvg;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=gyD7MFdT;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxGM52Gs2z1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 21:41:51 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wDL4T-0005GZ-Gx; Thu, 16 Apr 2026 07:39:45 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wDL4N-0005DJ-De\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:39 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wDL4L-0003Ce-1L\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:39 -0400", "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63G9Jk201553312\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 11:39:25 GMT", "from mail-dy1-f200.google.com (mail-dy1-f200.google.com\n [74.125.82.200])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djrsn9g9g-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 11:39:25 +0000 (GMT)", "by mail-dy1-f200.google.com with SMTP id\n 5a478bee46e88-2bdd327d970so391619eec.1\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 04:39:25 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2de8c10a65asm6845391eec.6.2026.04.16.04.39.23\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 16 Apr 2026 04:39:23 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=LeO91WsaGzV\n ObVyI9P5c+YuXc4EOnwbcwp3Fwl89AnQ=; b=SMexECvgeYkpxgEdl0bujeTgoX6\n EL/q2xqiuqN+TrvW7baHYYonO6kSCY4uFVbUuFz04GZrX33/syLfJI4nXj8jG8zs\n kkxE0hw0QxxZQ+ad7MY4pAgiJk/0+GwbKSp2X9N/oF55kSS0SwuIBPU5me+/duQI\n MCsACcljd2wzs7olRGkPp6p6D+RCznu0bbbnxfC73el8m0ECfpM7rP36YBHZy5Cl\n /6IF7jD7QwrUNgEEMbkBhEvOVKS6jI1KX6vmZvAmWMEOle9mVYznP5JMaY81V9bi\n MkARLHBBh8edFdCBCWNbGJ7NGPA5bVAUtWVULiHUZxduXrDsMXW73xp2StA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776339565; x=1776944365; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=LeO91WsaGzVObVyI9P5c+YuXc4EOnwbcwp3Fwl89AnQ=;\n b=gyD7MFdTxGmS89JdQMzO1JqHZrxoSGhH7I9jpd5T2YrnFgFgfqOgkfXJPrUXMK1n24\n QC4fsbKte+tLr6refyCrLA0q50+9AWZBllrxgZV2mFcRNpvJuWO0e4wO7DSYS37TpqLc\n 32NTbg8jbxmHRN2IcQGXfd8v0+vugGgBGe/vqriXSCO1OCdHEfhuHMSfebv7K9mgYF9U\n gWvaQhZIi0TbgtUtsbVb89PLd64ukkQT1kaV4I/fHxncguYSoBqDadKxllPAc/xxeVww\n pueoR64QnNxnPAp4B35iQ/t2ANKkkmZI3j4lnehLdiOt8fdGRCRfp9Jm6rrrTHxRXB1h\n cdqA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776339565; x=1776944365;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=LeO91WsaGzVObVyI9P5c+YuXc4EOnwbcwp3Fwl89AnQ=;\n b=fwDeQDXYLiI3pwuDML8VKopiurgelL7tNd0KRJrUDwTVCI6RgwxE09l9/pdadXLDU8\n xSCa06oDzLxJMZbt5OKrLNjAo6jcw+W938xTlq573AOYW7IF5UMaYScZ1S/0VufIe3en\n ZFMuUg3caN7Z8AON1zTZTPn9Ss99qv/vdDhNLIRG3HRoQD0+n2u1VQZThwdwrti4rPEJ\n uY4cIxmhIGWIJMwnMxF/f72v24gtu+tKxwjPuEiS4qkBvql0Gh0i/gqHdaqMsXjNEwby\n lfItx9eeqck999rohqzEvJweOKKQyyQuVKvIJ5lna9ApXX5NY5tfRVFq4vvJYr8ZMv4G\n Ik1w==", "X-Gm-Message-State": "AOJu0YyYIainJEbKaKIURJgMhO8XJgrYvKar4r1vpRCmm4Fr8xVHK6d3\n 5+xVRO1TQrslAfqZIksstmI6a4iSgEQLZ0KF3dtP4T022mThN5o/fmYRhODjE7D9s0MNL+Mehnj\n GwESQTwz0zX7Mc4cOelDsX0Klzu0OF/60IzT5yhW7+cwrI6EsrLtHDisOTDvNd/AMa1ah", "X-Gm-Gg": "AeBDiethNca5vXzBHDkZo3XVB4izJ/DxCc1UiQC++tfCR30BGOjb/AsnkDpp/DsOnpB\n wfqb5Hv1UuQV3GzRg+epozp7iMlh2qbNs523wYMM6WHyFCKaWO0Ujk0LOcLzyYoGkQIbh1ig2eL\n FE9ny4wexXL9w6Sd7GVDj63o1Emo7rwvOeIm/nD5e39VcB6cYT+247j/Ul7O1d6K5BN0q6A0ZRO\n wgDMn5UhZnKxbgH7GK3Y0FV8i39FuaZe+rqu9W6pY5aJHL7RqV/feIfzHddX1jcGYo/P8Fa9pke\n CMBELiIkPT5a0h3nvHUJ/J44yGM2bqr5pbhRfBaxugk2vrjDYfLkPgA5PWshMSpyf+GCGvbxWs/\n kxgSKVGKryYW6afaog6MuBh9/1aoIEJ6I5ZDQKFr13MxCZKz+SrfOACQRZCeMUkzo7lQvYGsNxX\n EE5tX+9C/DlSNzakpoZrQ=", "X-Received": [ "by 2002:a05:7300:2216:b0:2c0:beb1:8507 with SMTP id\n 5a478bee46e88-2df7a2f5608mr1310345eec.0.1776339564381;\n Thu, 16 Apr 2026 04:39:24 -0700 (PDT)", "by 2002:a05:7300:2216:b0:2c0:beb1:8507 with SMTP id\n 5a478bee46e88-2df7a2f5608mr1310317eec.0.1776339563661;\n Thu, 16 Apr 2026 04:39:23 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v5 15/16] tests/hexagon: add tests for v68 HVX IEEE float\n comparisons", "Date": "Thu, 16 Apr 2026 04:39:04 -0700", "Message-Id": "\n <53e73707092d31bcde6ed8189c5496b00345f8fa.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "Z-1J9_b77Ri9rO-7bDqpR9J4GECY-o4O", "X-Proofpoint-GUID": "Z-1J9_b77Ri9rO-7bDqpR9J4GECY-o4O", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE2MDExMCBTYWx0ZWRfX6puhuMzoJ6Us\n qky2ly6P0uQtmK9JFjyMM+V4/6KK8GrJVyuauaV5J+nddUf97+9ebFlWgK6rxx+NYZ2037OdHIY\n e9VBfx5sjFvwAtVB+WOHcRdg2S6VBNInQIt0NQLs0C/sqHoTi9DhH3aa3eEZ2Mri+Ll4da4RrZ6\n AuGNFJvgTH7eH5W2EEwOABi+v5Kl0gSgqBywsFW5eEOqwVNY+M1Lm51nn3ZcJ4PI2gkE2eabWj3\n +p5pyWl3DT5p+c5JRmGU0NPTgZ1XihFMMhXdDItevmw+hntHbNcgRsyehxRkb1nGdyjeO4uEJGP\n 3abR9RbuvMHnttyBVl+R3Y/ruUxp58XzoxJenM+oJtxotzFfZURjk0+cNLnEtYBQJF2o8Gg2HBq\n 5wTi/UJtL7yAzjAYTkj9NviMZ8DX5cO6RA6Qg2NYG0Qfpi2jZWWrKtcb0zb7MZCLNMX82V1/plr\n wHF0mbbZ5l7BQ+qOdYA==", "X-Authority-Analysis": "v=2.4 cv=EojiaycA c=1 sm=1 tr=0 ts=69e0ca6d cx=c_pps\n a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=pGLkceISAAAA:8\n a=EUspDBNiAAAA:8 a=fI0TtrDCX9pHJ6FobWMA:9 a=6Ab_bkdmUrQuMsNx7PHu:22", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-16_03,2026-04-13_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n priorityscore=1501 bulkscore=0 adultscore=0 spamscore=0 phishscore=0\n impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0\n clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000\n definitions=main-2604160110", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Reviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n tests/tcg/hexagon/hex_test.h | 1 +\n tests/tcg/hexagon/fp_hvx_cmp.c | 224 ++++++++++++++++++++++++++++++\n tests/tcg/hexagon/Makefile.target | 3 +\n 3 files changed, 228 insertions(+)\n create mode 100644 tests/tcg/hexagon/fp_hvx_cmp.c", "diff": "diff --git a/tests/tcg/hexagon/hex_test.h b/tests/tcg/hexagon/hex_test.h\nindex d5da8ad240..79d30ec61c 100644\n--- a/tests/tcg/hexagon/hex_test.h\n+++ b/tests/tcg/hexagon/hex_test.h\n@@ -115,6 +115,7 @@ const uint16_t HF_INF = 0x7c00;\n const uint16_t HF_INF_neg = 0xfc00;\n const uint16_t HF_QNaN = 0x7e00;\n const uint16_t HF_SNaN = 0x7d00;\n+const uint16_t HF_SNaN_neg = 0xfd00;\n const uint16_t HF_QNaN_neg = 0xfe00;\n const uint16_t HF_zero = 0x0000;\n const uint16_t HF_zero_neg = 0x8000;\ndiff --git a/tests/tcg/hexagon/fp_hvx_cmp.c b/tests/tcg/hexagon/fp_hvx_cmp.c\nnew file mode 100644\nindex 0000000000..b1352c786a\n--- /dev/null\n+++ b/tests/tcg/hexagon/fp_hvx_cmp.c\n@@ -0,0 +1,224 @@\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include <stdio.h>\n+#include <stdint.h>\n+#include <stdbool.h>\n+#include <string.h>\n+#include <assert.h>\n+#include <hexagon_types.h>\n+#include <hvx_hexagon_protos.h>\n+\n+#if __HEXAGON_ARCH__ > 75\n+#error \"After v75, compiler will replace some FP HVX instructions.\"\n+#endif\n+\n+int err;\n+#include \"hvx_misc.h\"\n+#include \"hex_test.h\"\n+\n+#define MAX_TESTS_hf (MAX_VEC_SIZE_BYTES / 2)\n+#define MAX_TESTS_sf (MAX_VEC_SIZE_BYTES / 4)\n+\n+#define TRUE_MASK_sf 0xffffffff\n+#define TRUE_MASK_hf 0xffff\n+\n+static const char *comparisons[MAX_TESTS_sf][2];\n+static HVX_Vector *hvx_output = (HVX_Vector *)&output[0];\n+static HVX_Vector buffers[2], true_vec, false_vec;\n+static int exp_index;\n+\n+#define ADD_TEST_CMP(TYPE, VAL1, VAL2, EXP) do { \\\n+ ((MMVector *)&buffers[0])->TYPE[exp_index] = VAL1; \\\n+ ((MMVector *)&buffers[1])->TYPE[exp_index] = VAL2; \\\n+ expect[0].TYPE[exp_index] = EXP ? TRUE_MASK_##TYPE : 0; \\\n+ comparisons[exp_index][0] = #VAL1; \\\n+ comparisons[exp_index][1] = #VAL2; \\\n+ assert(exp_index < MAX_TESTS_##TYPE); \\\n+ exp_index++; \\\n+} while (0)\n+\n+#define TEST_CMP_GT(TYPE, VAL1, VAL2) do { \\\n+ ADD_TEST_CMP(TYPE, VAL1, VAL2, true); \\\n+ ADD_TEST_CMP(TYPE, VAL2, VAL1, false); \\\n+} while (0)\n+\n+#define PREP_TEST() do { \\\n+ memset(&buffers, 0, sizeof(buffers)); \\\n+ memset(expect, 0, sizeof(expect)); \\\n+ exp_index = 0; \\\n+} while (0)\n+\n+#define CHECK(TYPE, TYPESZ) do { \\\n+ HVX_VectorPred pred = Q6_Q_vcmp_gt_V##TYPE##V##TYPE(buffers[0], buffers[1]); \\\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec); \\\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / TYPESZ; j++) { \\\n+ if (output[0].TYPE[j] != expect[0].TYPE[j]) { \\\n+ printf(\"ERROR: expected %s %s %s\\n\", comparisons[j][0], \\\n+ (expect[0].TYPE[j] != 0 ? \">\" : \"<=\"), comparisons[j][1]); \\\n+ err++; \\\n+ } \\\n+ } \\\n+} while (0)\n+\n+static void test_cmp_sf(void)\n+{\n+ /*\n+ * General ordering for sf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > SNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, raw_sf(2.2), raw_sf(2.2), false);\n+ ADD_TEST_CMP(sf, SF_SNaN, SF_SNaN, false);\n+ CHECK(sf, 4);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, raw_sf(2.2), raw_sf(2.1));\n+ TEST_CMP_GT(sf, raw_sf(0), raw_sf(-2.2));\n+ CHECK(sf, 4);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_INF, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_SNaN);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN_neg, SF_QNaN_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_one, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_one, SF_SNaN_neg);\n+ CHECK(sf, 4);\n+}\n+\n+static void test_cmp_hf(void)\n+{\n+ /*\n+ * General ordering for hf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > QSNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.2), false);\n+ ADD_TEST_CMP(hf, HF_SNaN, HF_SNaN, false);\n+ CHECK(hf, 2);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.1));\n+ TEST_CMP_GT(hf, raw_hf((_Float16)0), raw_hf((_Float16)-2.2));\n+ CHECK(hf, 2);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_INF, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_SNaN);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN_neg, HF_QNaN_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_one, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_one, HF_SNaN_neg);\n+ CHECK(hf, 2);\n+}\n+\n+static void check_byte_pred(HVX_VectorPred pred, int byte_idx, uint8_t exp_mask,\n+ int line)\n+{\n+ /*\n+ * Note: ((uint8_t *)&pred)[N] returns the expanded value of bit N:\n+ * 0xFF if bit is set, 0x00 if clear.\n+ */\n+ for (int i = 0; i < 8; i++) {\n+ int idx = byte_idx * 8 + i;\n+ int val = ((uint8_t *)&pred)[idx];\n+ int exp = (exp_mask >> i) & 1 ? 0xff : 0x00;\n+ if (exp != val) {\n+ printf(\"ERROR line %d: pred bit %d is 0x%x, should be 0x%x\\n\",\n+ line, idx, val, exp);\n+ err++;\n+ }\n+ }\n+}\n+\n+#define CHECK_BYTE_PRED(PRED, BYTE, EXP) check_byte_pred(PRED, BYTE, EXP, __LINE__)\n+\n+static void test_cmp_variants(void)\n+{\n+ HVX_VectorPred pred;\n+\n+ /*\n+ * Setup: comparison result will have bits 4-7 set (0xF0 in pred byte 0)\n+ * - sf[0]: SF_zero > SF_one = false -> bits 0-3 = 0\n+ * - sf[1]: SF_one > SF_zero = true -> bits 4-7 = 1\n+ */\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, SF_zero, SF_one, false);\n+ ADD_TEST_CMP(sf, SF_one, SF_zero, true);\n+\n+ /* greater and: 0xF0 & 0xF0 = 0xF0 */\n+ memset(&pred, 0xF0, sizeof(pred));\n+ pred = Q6_Q_vcmp_gtand_QVsfVsf(pred, buffers[0], buffers[1]);\n+ CHECK_BYTE_PRED(pred, 0, 0xF0);\n+\n+ /* greater or: 0x0F | 0xF0 = 0xFF */\n+ memset(&pred, 0x0F, sizeof(pred));\n+ pred = Q6_Q_vcmp_gtor_QVsfVsf(pred, buffers[0], buffers[1]);\n+ CHECK_BYTE_PRED(pred, 0, 0xFF);\n+\n+ /* greater xor: 0xFF ^ 0xF0 = 0x0F */\n+ memset(&pred, 0xFF, sizeof(pred));\n+ pred = Q6_Q_vcmp_gtxacc_QVsfVsf(pred, buffers[0], buffers[1]);\n+ CHECK_BYTE_PRED(pred, 0, 0x0F);\n+}\n+\n+int main(void)\n+{\n+ memset(&true_vec, 0xff, sizeof(true_vec));\n+ memset(&false_vec, 0, sizeof(false_vec));\n+\n+ test_cmp_sf();\n+ test_cmp_hf();\n+ test_cmp_variants();\n+\n+ puts(err ? \"FAIL\" : \"PASS\");\n+ return err ? 1 : 0;\n+}\ndiff --git a/tests/tcg/hexagon/Makefile.target b/tests/tcg/hexagon/Makefile.target\nindex 1abc5f2124..92bdedf661 100644\n--- a/tests/tcg/hexagon/Makefile.target\n+++ b/tests/tcg/hexagon/Makefile.target\n@@ -52,6 +52,7 @@ HEX_TESTS += hvx_misc\n HEX_TESTS += hvx_histogram\n HEX_TESTS += fp_hvx\n HEX_TESTS += fp_hvx_cvt\n+HEX_TESTS += fp_hvx_cmp\n HEX_TESTS += fp_hvx_disabled\n HEX_TESTS += invalid-slots\n HEX_TESTS += invalid-encoding\n@@ -135,6 +136,8 @@ fp_hvx_disabled: fp_hvx_disabled.c hvx_misc.h hex_test.h\n fp_hvx_disabled: CFLAGS += -mhvx -mhvx-ieee-fp\n fp_hvx_cvt: fp_hvx_cvt.c hvx_misc.h hex_test.h\n fp_hvx_cvt: CFLAGS += -mhvx -mhvx-ieee-fp\n+fp_hvx_cmp: fp_hvx_cmp.c hvx_misc.h hex_test.h\n+fp_hvx_cmp: CFLAGS += -mhvx -mhvx-ieee-fp\n \n run-fp_hvx_disabled: QEMU_OPTS += -cpu v73,ieee-fp=false\n \n", "prefixes": [ "v5", "15/16" ] }