Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2223920/?format=api
{ "id": 2223920, "url": "http://patchwork.ozlabs.org/api/patches/2223920/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/392114c4c16e6f7f2835a6513987aafea82b565c.1776339451.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<392114c4c16e6f7f2835a6513987aafea82b565c.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-16T11:39:05", "name": "[v5,16/16] tests/hexagon: add tests for HVX bfloat", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "74b3a7d7291d8c1231777982dd11faf9cbd348fb", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/392114c4c16e6f7f2835a6513987aafea82b565c.1776339451.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 500137, "url": "http://patchwork.ozlabs.org/api/series/500137/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500137", "date": "2026-04-16T11:38:50", "name": "hexagon: add missing HVX float instructions", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/500137/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2223920/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2223920/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=e2YKaBtQ;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ICELYaPB;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxGLj0l9vz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 16 Apr 2026 21:41:33 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wDL4U-0005H8-4b; Thu, 16 Apr 2026 07:39:46 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wDL4O-0005Dg-02\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:40 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wDL4L-0003Ci-Nc\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:39 -0400", "from pps.filterd (m0279862.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63G8WtQ33089293\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 11:39:26 GMT", "from mail-dy1-f199.google.com (mail-dy1-f199.google.com\n [74.125.82.199])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djp6a9xsf-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 11:39:26 +0000 (GMT)", "by mail-dy1-f199.google.com with SMTP id\n 5a478bee46e88-2dd1c74508cso6791031eec.0\n for <qemu-devel@nongnu.org>; Thu, 16 Apr 2026 04:39:26 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2de8c10a65asm6845391eec.6.2026.04.16.04.39.24\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 16 Apr 2026 04:39:24 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=t7cO1H7aXN9\n dktq3T5szU3yCzc338Qo/uvSjR3ni21A=; b=e2YKaBtQ+ubT39SJq1MI4iaNa1H\n JXhgauDdV5F/4qa0zSQUG9seAEozaWNN0ps78LPsrK1ryJhl8TQR1DQQFY6EPdJi\n qpYixk7GPYMy/vGVRpAYfkSvN5rpLsIkBQBs66ssfGl8s8TBBmP7k04lHo9Dnb4l\n vh5EL+naV+/680oaEfTGmTWbc1+VbWBTrUNdL6bvrSAJwLHRrWWe/NPOi5bjWQZR\n E+Y+yC5TDn2jYYX5hDMHkaXQeXyUOTkTXylSKrAhSvss1uUF5SIZg1ShR3B8mR2B\n sXH0e6psCzjMQC+KhMQ/szgSjoBxx7kbJvqrUflF422VjQWlITcbHxyuGKQ==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776339565; x=1776944365; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=t7cO1H7aXN9dktq3T5szU3yCzc338Qo/uvSjR3ni21A=;\n b=ICELYaPBCszW14BkM6W3hJhtWMfgNHyyQJTCr3j2idbwo2iFF9I3zigi7yXesFF0ca\n 0I55BuwayUKWiw/3FglG32RpB77izo8Q4J+6K4eCFwYBXBYuOp51kUBlZaiWS3F8sxwa\n ehCfd517ZYuIkoIm0tLx8MQSMJUAGkLtbP6sl1QqqItijbo5jG/XjL1aam3wwNgRQ+Vc\n 05hjfQRYTiU9Bc/gvxCOrnTox+reBXBVGL00oc3HGOiX/yMvJRTo+dzhPHfTE74f/8ah\n 2xH1nshNm3FR+Evf5+7XHzqgCRwB601h1dBwHQqa942iem8l9q1E/zdey3g33mpvm2GY\n itww==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776339565; x=1776944365;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=t7cO1H7aXN9dktq3T5szU3yCzc338Qo/uvSjR3ni21A=;\n b=PWWxpIhzCj7i1BhMos1iam921OVsOTWiLIk1EDWEIanNdFhNMVA4hE+JTlOa1AVRXx\n NS5rczdQHVe4H6mXz0NDHgyx1KW0wVOBDrFFeW5VYoT4uEZWxkRYYIHPvAOnZHORJ4Kc\n +Jjjex9hw1CX1cOlXTd9x7jYsDzzIHaEBb6Vp6hiczesUkdvzdlylMzI2INSuG7SlG0s\n zemdnR3bfmT/EE9/pklhwhf4hoDQUrikkvKzmf3afb7uGKW0jV1cgetjEKAVCCnGNi9t\n dm4lzSDt2R3Hbg1Az78HioSk5sAgCNYn8PtH02Lc+bb8wdBb6oGlgGWkA0CqNCiOfzES\n F/yA==", "X-Gm-Message-State": "AOJu0YylHKbaxc9e/TiYdIFshIhGWRjj+nmnBIH36jNCq0j28GfXyN1A\n gyA1NszbY1xZVAlQjCi/ZCVLoB8arA5gUiMoHy+7QnxXK4TMf+d3Y04x5Y22oE/yLdLRjhq8suL\n dKs2mtgkrSb2wlS+uqW/HSpfB4ib00pp/D8mI3WdGArzmZSoGSHAhXmTFAmRGs/1lQKsR", "X-Gm-Gg": "AeBDieuQ+dZbHNnlU+sauxQZJ0z6KbSLqWNfYW0Pty9zVGnCy8uw1UqG2ly2PZMxK18\n AjrxDUcI/Xr2zOlouaHgltOQXf5n99dAfv+t0AfHv3t4i4N5lmArJY2xeaMHxlLbRYfrf8rt1fU\n ROQ0JgTP5/KGkLtjB1VzEe9+TUshZZNvqkCst0Jzd3uaJuBIU1Tmt0D/nYPUhs6+Dtj/OHCo5lM\n YhtpQbo0+Ja+ds6595psdh6xNMp7PxVHOwgalejntFUpjL7zKpbXWR/dX1A5n8/Z9eX7GV28f3h\n AkU8ycGAmfmjdgosCI+MdJ1Za+6TAcI3fC6HnNc/j+KsJw5KiCb3bdIfVCMn42g3I7pyEqgbTan\n yUHXRgqoFRwATt6WVXLTlfXPWOvsVLljK36+5NGQF4n2noI6Ya0blyN89/LL9moZMsZV49fv078\n OJEAch7erqJ0x7cSdnxxc=", "X-Received": [ "by 2002:a05:7301:6706:b0:2c8:fe46:eeb6 with SMTP id\n 5a478bee46e88-2d5881a91e7mr14156971eec.16.1776339565250;\n Thu, 16 Apr 2026 04:39:25 -0700 (PDT)", "by 2002:a05:7301:6706:b0:2c8:fe46:eeb6 with SMTP id\n 5a478bee46e88-2d5881a91e7mr14156951eec.16.1776339564682;\n Thu, 16 Apr 2026 04:39:24 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v5 16/16] tests/hexagon: add tests for HVX bfloat", "Date": "Thu, 16 Apr 2026 04:39:05 -0700", "Message-Id": "\n <392114c4c16e6f7f2835a6513987aafea82b565c.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1776339451.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "8NrTFjuL9g_wHb7BeQZcEsWeEiOS6Mda", "X-Authority-Analysis": "v=2.4 cv=NuvhtcdJ c=1 sm=1 tr=0 ts=69e0ca6e cx=c_pps\n a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=pGLkceISAAAA:8\n a=EUspDBNiAAAA:8 a=p2wTH1VsjY2anDiw4wEA:9 a=scEy_gLbYbu1JhEsrz4S:22", "X-Proofpoint-GUID": "8NrTFjuL9g_wHb7BeQZcEsWeEiOS6Mda", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE2MDExMCBTYWx0ZWRfX72qows9krwVG\n S0BdPNAQAy/zvDs4iSYkH0aEo1VC2IgApNOqpuLKERC3sXBQ1Rq8wLJrkBXJOXdcggJQ9kgaZrY\n i3XT7Jmqnjh1Vuq2U5xS8uaMJQkOgaVR/AdcQXrfTDT8d+UhKIDF3QX5HUi1jRMnNZRnpOuVGDt\n FCeJbBfS7ScnjT2d86fOHvIyNkF97U8o8Yn7mjXHaVyHUwh98IdSAr/x9gcaJwqhKEXz9SI5WSM\n FJmUoh9sRIYuu4PKQITAvp9VWyKXE5B+CYpzf7/+h8SfnSktydNEBVo02tWv+p9kEtaGGtwKgG3\n dajNekLY0cGs9rks8w4210UiZsedsxyNUNFUFSxEjJA7EuPRDy9IbGvP8rVaiN09BXqFz0ycSAg\n 5KWmh4YXYt3Ke/np2WTlCHzV0O3EaNAvzVTLqSu8B/H37fZKmq6u3dzF0PzluilzEnbaiqwgNvv\n Nif64KP1HrIhuV/diQg==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-16_03,2026-04-13_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n malwarescore=0 bulkscore=0 suspectscore=0 spamscore=0 lowpriorityscore=0\n priorityscore=1501 adultscore=0 impostorscore=0 phishscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160110", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Reviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n tests/tcg/hexagon/hex_test.h | 13 +++++++++\n tests/tcg/hexagon/hvx_misc.h | 30 ++++++++++++++++++++\n tests/tcg/hexagon/fp_hvx.c | 41 +++++++++++++++++++++++++++\n tests/tcg/hexagon/fp_hvx_cmp.c | 51 ++++++++++++++++++++++++++++++++++\n tests/tcg/hexagon/fp_hvx_cvt.c | 31 +++++++++++++++++++++\n 5 files changed, 166 insertions(+)", "diff": "diff --git a/tests/tcg/hexagon/hex_test.h b/tests/tcg/hexagon/hex_test.h\nindex 79d30ec61c..f86e6e1a69 100644\n--- a/tests/tcg/hexagon/hex_test.h\n+++ b/tests/tcg/hexagon/hex_test.h\n@@ -126,6 +126,19 @@ const uint16_t HF_small_neg = 0x8010;\n const uint16_t HF_any = 0x3c00;\n const uint16_t HF_neg_two = 0xc000;\n \n+const uint16_t BF_INF = 0x7f80;\n+const uint16_t BF_INF_neg = 0xff80;\n+const uint16_t BF_QNaN = 0x7fc0;\n+const uint16_t BF_SNaN = 0x7f81;\n+const uint16_t BF_QNaN_neg = 0xffc0;\n+const uint16_t BF_SNaN_neg = 0xff81;\n+const uint16_t BF_HEX_NaN = 0x7fff;\n+const uint16_t BF_zero = 0x0000;\n+const uint16_t BF_zero_neg = 0x8000;\n+const uint16_t BF_one = 0x3f80;\n+const uint16_t BF_two = 0x4000;\n+const uint16_t BF_four = 0x4080;\n+\n const uint32_t SF_INF = 0x7f800000;\n const uint32_t SF_INF_neg = 0xff800000;\n const uint32_t SF_QNaN = 0x7fc00000;\ndiff --git a/tests/tcg/hexagon/hvx_misc.h b/tests/tcg/hexagon/hvx_misc.h\nindex 43de20da6a..c21ea975c1 100644\n--- a/tests/tcg/hexagon/hvx_misc.h\n+++ b/tests/tcg/hexagon/hvx_misc.h\n@@ -41,6 +41,7 @@ typedef union {\n uint16_t uh[MAX_VEC_SIZE_BYTES / 2];\n uint16_t hf[MAX_VEC_SIZE_BYTES / 2]; /* convenience alias */\n int16_t h[MAX_VEC_SIZE_BYTES / 2];\n+ uint16_t bf[MAX_VEC_SIZE_BYTES / 2];\n uint8_t ub[MAX_VEC_SIZE_BYTES / 1];\n int8_t b[MAX_VEC_SIZE_BYTES / 1];\n } MMVector;\n@@ -73,6 +74,7 @@ CHECK_OUTPUT_FUNC(uh, 2)\n CHECK_OUTPUT_FUNC(hf, 2)\n CHECK_OUTPUT_FUNC(ub, 1)\n CHECK_OUTPUT_FUNC(b, 1)\n+CHECK_OUTPUT_FUNC(bf, 2)\n \n static inline void init_buffers(void)\n {\n@@ -97,6 +99,12 @@ static const uint32_t FP_VALUES[] = {\n };\n #define FP_VALUES_MAX ARRAY_SIZE(FP_VALUES)\n \n+static const uint16_t BF_VALUES[] = {\n+ BF_INF, BF_INF_neg, BF_QNaN, BF_SNaN, BF_QNaN_neg, BF_SNaN_neg,\n+ BF_HEX_NaN, BF_zero, BF_zero_neg, BF_one, BF_two, BF_four,\n+};\n+#define BF_VALUES_MAX ARRAY_SIZE(BF_VALUES)\n+\n static inline void init_buffers_fp(void)\n {\n _Static_assert(BUFSIZE * (MAX_VEC_SIZE_BYTES / 4) >\n@@ -116,6 +124,25 @@ static inline void init_buffers_fp(void)\n }\n }\n \n+static inline void init_buffers_bf(void)\n+{\n+ _Static_assert(BUFSIZE * (MAX_VEC_SIZE_BYTES / 2) >\n+ BF_VALUES_MAX * BF_VALUES_MAX,\n+ \"test arrays can't fit all BF_VALUES combinations\");\n+ int counter1 = 0, counter2 = 0;\n+ for (int i = 0; i < BUFSIZE; i++) {\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / 2; j++) {\n+ buffer0[i].bf[j] = BF_VALUES[counter1];\n+ buffer1[i].bf[j] = BF_VALUES[counter2];\n+ counter2++;\n+ if (counter2 == BF_VALUES_MAX) {\n+ counter2 = 0;\n+ counter1 = (counter1 + 1) % BF_VALUES_MAX;\n+ }\n+ }\n+ }\n+}\n+\n #define VEC_OP1(ASM, EL, IN, OUT) \\\n asm(\"v2 = vmem(%0 + #0)\\n\\t\" \\\n \"v2\" #EL \" = \" #ASM \"(v2\" #EL \")\\n\\t\" \\\n@@ -212,10 +239,13 @@ static inline void test_##NAME(bool invert) \\\n \n #define float_sf(x) ({ typeof(x) _x = (x); *((float *)&(_x)); })\n #define float_hf(x) ({ typeof(x) _x = (x); *((_Float16 *) &(_x)); })\n+#define float_bf(x) ({ uint32_t _u = ((uint32_t)(x)) << 16; *((float *)&(_u)); })\n #define raw_sf(x) ({ typeof(x) _x = (x); *((uint32_t *)&(_x)); })\n #define raw_hf(x) ({ typeof(x) _x = (x); *((uint16_t *)&(_x)); })\n+#define raw_bf(x) ({ typeof(x) _x = (x); (uint16_t)(*((uint32_t *)&(_x)) >> 16); })\n #define float_hf_to_sf(x) ((float)x)\n #define bytes_hf 2\n #define bytes_sf 4\n+#define bytes_bf 2\n \n #endif\ndiff --git a/tests/tcg/hexagon/fp_hvx.c b/tests/tcg/hexagon/fp_hvx.c\nindex dee0781bd7..4543a0aa8c 100644\n--- a/tests/tcg/hexagon/fp_hvx.c\n+++ b/tests/tcg/hexagon/fp_hvx.c\n@@ -29,6 +29,7 @@ int err;\n #define CHECK_NAN(A, DEF_NAN) (isnan(A) ? DEF_NAN : (A))\n #define NAN_SF float_sf(0x7FFFFFFF)\n #define NAN_HF float_hf(0x7FFF)\n+#define NAN_BF float_hf(0x7FFF)\n \n /******************************************************************************\n * Binary operations\n@@ -91,11 +92,43 @@ DEF_TEST_OP_2(vmpy, MULT_HF, hf, hf);\n #define MAX_HF(X, Y) MAX(X, Y, NAN_HF)\n #define MIN_SF(X, Y) MIN(X, Y, NAN_SF)\n #define MAX_SF(X, Y) MAX(X, Y, NAN_SF)\n+#define MIN_BF(X, Y) MIN(X, Y, NAN_BF)\n+#define MAX_BF(X, Y) MAX(X, Y, NAN_BF)\n \n DEF_TEST_OP_2(vfmin, MIN_SF, sf, sf);\n DEF_TEST_OP_2(vfmax, MAX_SF, sf, sf);\n DEF_TEST_OP_2(vfmin, MIN_HF, hf, hf);\n DEF_TEST_OP_2(vfmax, MAX_HF, hf, hf);\n+DEF_TEST_OP_2(vmin, MIN_BF, bf, bf);\n+DEF_TEST_OP_2(vmax, MAX_BF, bf, bf);\n+\n+#define DEF_TEST_OP_2_INTERLEAVED(vop, op, type_res, type_arg) \\\n+ static void test_##vop##_##type_res##_##type_arg(void) \\\n+ { \\\n+ memset(expect, 0xff, sizeof(expect)); \\\n+ memset(output, 0xff, sizeof(output)); \\\n+ for (int i = 0; i < BUFSIZE / 2; i++) { \\\n+ HVX_VectorPair *hvx_output = (HVX_VectorPair *)&output[2 * i]; \\\n+ HVX_Vector hvx_buffer0 = *(HVX_Vector *)&buffer0[i]; \\\n+ HVX_Vector hvx_buffer1 = *(HVX_Vector *)&buffer1[i]; \\\n+ *hvx_output = \\\n+ Q6_W##type_res##_##vop##_V##type_arg##V##type_arg(hvx_buffer0, \\\n+ hvx_buffer1); \\\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / bytes_##type_res; j++) { \\\n+ expect[2 * i].type_res[j] = \\\n+ raw_##type_res(op(float_##type_arg(buffer0[i].type_arg[2 * j]), \\\n+ float_##type_arg(buffer1[i].type_arg[2 * j]))); \\\n+ expect[2 * i + 1].type_res[j] = \\\n+ raw_##type_res(op(float_##type_arg(buffer0[i].type_arg[2 * j + 1]), \\\n+ float_##type_arg(buffer1[i].type_arg[2 * j + 1]))); \\\n+ } \\\n+ } \\\n+ check_output_##type_res(__LINE__, BUFSIZE); \\\n+ }\n+\n+DEF_TEST_OP_2_INTERLEAVED(vadd, SUM_SF, sf, bf);\n+DEF_TEST_OP_2_INTERLEAVED(vsub, SUB_SF, sf, bf);\n+DEF_TEST_OP_2_INTERLEAVED(vmpy, MULT_SF, sf, bf);\n \n /******************************************************************************\n * Other tests\n@@ -180,6 +213,14 @@ int main(void)\n test_vfmax_sf_sf();\n test_vfmax_hf_hf();\n \n+ /* bfloat */\n+ init_buffers_bf();\n+ test_vmin_bf_bf();\n+ test_vmax_bf_bf();\n+ test_vadd_sf_bf();\n+ test_vsub_sf_bf();\n+ test_vmpy_sf_bf();\n+\n puts(err ? \"FAIL\" : \"PASS\");\n return err ? 1 : 0;\n }\ndiff --git a/tests/tcg/hexagon/fp_hvx_cmp.c b/tests/tcg/hexagon/fp_hvx_cmp.c\nindex b1352c786a..5b3c842bd5 100644\n--- a/tests/tcg/hexagon/fp_hvx_cmp.c\n+++ b/tests/tcg/hexagon/fp_hvx_cmp.c\n@@ -22,9 +22,11 @@ int err;\n \n #define MAX_TESTS_hf (MAX_VEC_SIZE_BYTES / 2)\n #define MAX_TESTS_sf (MAX_VEC_SIZE_BYTES / 4)\n+#define MAX_TESTS_bf (MAX_VEC_SIZE_BYTES / 2)\n \n #define TRUE_MASK_sf 0xffffffff\n #define TRUE_MASK_hf 0xffff\n+#define TRUE_MASK_bf 0xffff\n \n static const char *comparisons[MAX_TESTS_sf][2];\n static HVX_Vector *hvx_output = (HVX_Vector *)&output[0];\n@@ -160,6 +162,54 @@ static void test_cmp_hf(void)\n CHECK(hf, 2);\n }\n \n+static void test_cmp_bf(void)\n+{\n+ /*\n+ * General ordering for bf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > SNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(bf, 0, 0, false);\n+ ADD_TEST_CMP(bf, BF_SNaN, BF_SNaN, false);\n+ CHECK(bf, 2);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(bf, BF_two, BF_one);\n+ TEST_CMP_GT(bf, BF_one, BF_zero);\n+ CHECK(bf, 2);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(bf, BF_QNaN, BF_INF);\n+ TEST_CMP_GT(bf, BF_SNaN, BF_INF);\n+ TEST_CMP_GT(bf, BF_INF, BF_INF_neg);\n+ TEST_CMP_GT(bf, BF_INF, BF_SNaN_neg);\n+ TEST_CMP_GT(bf, BF_INF, BF_QNaN_neg);\n+ TEST_CMP_GT(bf, BF_INF_neg, BF_SNaN_neg);\n+ TEST_CMP_GT(bf, BF_INF_neg, BF_QNaN_neg);\n+ TEST_CMP_GT(bf, BF_SNaN, BF_INF_neg);\n+ TEST_CMP_GT(bf, BF_QNaN, BF_INF_neg);\n+ CHECK(bf, 2);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(bf, BF_QNaN, BF_SNaN);\n+ TEST_CMP_GT(bf, BF_SNaN, BF_SNaN_neg);\n+ TEST_CMP_GT(bf, BF_SNaN_neg, BF_QNaN_neg);\n+ CHECK(bf, 2);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(bf, BF_QNaN, BF_one);\n+ TEST_CMP_GT(bf, BF_SNaN, BF_one);\n+ TEST_CMP_GT(bf, BF_one, BF_QNaN_neg);\n+ TEST_CMP_GT(bf, BF_one, BF_SNaN_neg);\n+ CHECK(bf, 2);\n+}\n+\n static void check_byte_pred(HVX_VectorPred pred, int byte_idx, uint8_t exp_mask,\n int line)\n {\n@@ -217,6 +267,7 @@ int main(void)\n \n test_cmp_sf();\n test_cmp_hf();\n+ test_cmp_bf();\n test_cmp_variants();\n \n puts(err ? \"FAIL\" : \"PASS\");\ndiff --git a/tests/tcg/hexagon/fp_hvx_cvt.c b/tests/tcg/hexagon/fp_hvx_cvt.c\nindex 71c3f0fd4f..bd8d39d6b6 100644\n--- a/tests/tcg/hexagon/fp_hvx_cvt.c\n+++ b/tests/tcg/hexagon/fp_hvx_cvt.c\n@@ -19,6 +19,8 @@ int err;\n #include \"hvx_misc.h\"\n #include \"hex_test.h\"\n \n+#define NAN_BF 0x7FFF\n+\n #define TEST_EXP(TO, FROM, VAL, EXP) do { \\\n ((MMVector *)&buffer)->FROM[index] = VAL; \\\n expect[0].TO[index] = EXP; \\\n@@ -172,6 +174,34 @@ DEF_TEST_VCONV(sf, w, { \\\n TEST_EXP(sf, w, 16777219, raw_sf((float)16777220)); /* rounds UP */ \\\n })\n \n+#define TEST_EXP_BF(VAL, EXP) do { \\\n+ ((MMVector *)&buffers[1])->sf[index] = VAL; \\\n+ ((MMVector *)&buffers[0])->sf[index] = VAL; \\\n+ expect[0].bf[2 * index] = EXP; \\\n+ expect[0].bf[2 * index + 1] = EXP; \\\n+ index++; \\\n+} while (0)\n+\n+static void test_vconv_bf_sf(void)\n+{\n+ HVX_Vector *hvx_output = (HVX_Vector *)&output[0];\n+ HVX_Vector buffers[2];\n+ int index = 0;\n+ memset(&buffers, 0, sizeof(buffers));\n+ memset(expect, 0, sizeof(expect));\n+\n+ TEST_EXP_BF(SF_QNaN, NAN_BF);\n+ TEST_EXP_BF(SF_SNaN, NAN_BF);\n+ TEST_EXP_BF(SF_QNaN_neg, NAN_BF);\n+ TEST_EXP_BF(SF_INF, BF_INF);\n+ TEST_EXP_BF(SF_INF_neg, BF_INF_neg);\n+ TEST_EXP_BF(SF_one, BF_one);\n+ TEST_EXP_BF(SF_zero_neg, BF_zero_neg);\n+\n+ *hvx_output = Q6_Vbf_vcvt_VsfVsf(buffers[0], buffers[1]);\n+ check_output_hf(__LINE__, 1);\n+}\n+\n int main(void)\n {\n test_vcvt_uh_hf();\n@@ -182,6 +212,7 @@ int main(void)\n test_vconv_sf_w();\n test_vconv_h_hf();\n test_vconv_hf_h();\n+ test_vconv_bf_sf();\n \n puts(err ? \"FAIL\" : \"PASS\");\n return err ? 1 : 0;\n", "prefixes": [ "v5", "16/16" ] }