Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2223524/?format=api
{ "id": 2223524, "url": "http://patchwork.ozlabs.org/api/patches/2223524/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415132926.58878-8-mohamed@unpredictable.fr/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260415132926.58878-8-mohamed@unpredictable.fr>", "list_archive_url": null, "date": "2026-04-15T13:29:23", "name": "[v2,07/10] whpx: i386: add HV_X64_MSR_GUEST_IDLE when !kernel-irqchip", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bfe23117078095ea27e2aaa7b26d1b487c114f7a", "submitter": { "id": 91318, "url": "http://patchwork.ozlabs.org/api/people/91318/?format=api", "name": "Mohamed Mediouni", "email": "mohamed@unpredictable.fr" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260415132926.58878-8-mohamed@unpredictable.fr/mbox/", "series": [ { "id": 499989, "url": "http://patchwork.ozlabs.org/api/series/499989/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499989", "date": "2026-04-15T13:29:20", "name": "whpx: i386: Some more changes", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/499989/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2223524/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2223524/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=unpredictable.fr header.i=@unpredictable.fr\n header.a=rsa-sha256 header.s=sig1 header.b=byWOFmWK;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fwhr95m8Bz1yDF\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 15 Apr 2026 23:31:37 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wD0JO-0007Hk-0W; Wed, 15 Apr 2026 09:29:46 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wD0JM-0007Fz-HH\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 09:29:44 -0400", "from pv-2002c-snip4-11.eps.apple.com ([57.103.64.241]\n helo=outbound.pv.icloud.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wD0JK-0004AE-Td\n for qemu-devel@nongnu.org; Wed, 15 Apr 2026 09:29:44 -0400", "from outbound.pv.icloud.com (unknown [127.0.0.2])\n by p00-icloudmta-asmtp-us-west-1a-100-percent-11 (Postfix) with ESMTPS id\n C41AE18000AA; Wed, 15 Apr 2026 13:29:40 +0000 (UTC)", "from localhost.localdomain (unknown [17.56.9.36])\n by p00-icloudmta-asmtp-us-west-1a-100-percent-11 (Postfix) with ESMTPSA id\n 721B3180034B; Wed, 15 Apr 2026 13:29:39 +0000 (UTC)" ], "X-ICL-Out-Info": "\n HUtFAUMHWwJACUgDTUQeDx5WFlZNRAJCTQFIHV8DWRxBAUkdXw9LVxQEFVwFVgZXFHkNXR1FDlYZWgxSD1sOHBZLWFUJCgZdGFgVVgl3HlwASx1XBFQfUxJVHR0LRUtAEwRNEwVSB11NVg1HD1geXBQXCEVDXgheH0wcHQ5YBhIATQoONgZZBV4JVgNDBTYSFF1FRgNHGVcUUBtHDFUHV15fChMAXg8PTAtIAVsHXwNFCEsBVAVdHEUBQARVGlMfHVYQUgBSD3IFVwhBCFMCUQRYGl8IGQ1AThkMSh1SVlEFSgxcAGgPXR1YEV0=", "Dkim-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=unpredictable.fr;\n s=sig1; t=1776259781; x=1778851781;\n bh=NdNHW+HU7nWqdCiVuwZpuQ7yi7ZDV/6IOnp123UbLOQ=;\n h=From:To:Subject:Date:Message-ID:MIME-Version:x-icloud-hme;\n b=byWOFmWKdpFZwrPvNbXBODDs5cBqtb1G9Hc2K9ndjzl0v/45H8eaQluoCqu+jnkfi+QodT8/ZMCY8RlucepTQaAqJ1a/ZuybjYCcA9PBGovY1StiZhFR4+26IKbdVIm2rY0cJNFYEutTbw+RVZaK8sKu9CigBrxT3Wx2WxNoXEo0tse2O6Rwym9H4m6ymK4pawjvvmMvEcICdv8dvXpxRjNVsRkXFTEiv/p6FA71vYFZonBhzjbPE6BKh2gp0YqxF0957O9caQGNKvE9ELih9WhoRqNwp9IGMJHahsEI0NtyOvWvvZ3qBzf0x62k0yVCJUzvKlJyfk/W4tp9cwmh4g==", "mail-alias-created-date": "1752046281608", "From": "Mohamed Mediouni <mohamed@unpredictable.fr>", "To": "qemu-devel@nongnu.org", "Cc": "Mohamed Mediouni <mohamed@unpredictable.fr>,\n Zhao Liu <zhao1.liu@intel.com>, Paolo Bonzini <pbonzini@redhat.com>,\n Pedro Barbuda <pbarbuda@microsoft.com>", "Subject": "[PATCH v2 07/10] whpx: i386: add HV_X64_MSR_GUEST_IDLE when\n !kernel-irqchip", "Date": "Wed, 15 Apr 2026 15:29:23 +0200", "Message-ID": "<20260415132926.58878-8-mohamed@unpredictable.fr>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260415132926.58878-1-mohamed@unpredictable.fr>", "References": "<20260415132926.58878-1-mohamed@unpredictable.fr>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "FbdWsunsJBF2P3nOeWjcK73nI0VSS4Rq", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE1MDEyNSBTYWx0ZWRfX6CPToTixMAlv\n WNndKgmKL6BgyR40FIrwzEc7iWmmCtgourLXOLjBE/DHAX2GcMnzODwjjsb9DXOrcpV6MBI9YPC\n r1lEiemVRByGWchK00NudttFM0OF9MM/ewxriwi1ZLlC/ZRoJ3ThfrYIOdOsDaZ0m010u85enlQ\n o7N+bahrqHeMP9HOhe2T7GiuNPdZD7h77/Nd95Lb2DLvjxWmEjZCXdnghsXGf4htT6TfR/ii3Yx\n C+8UjwdAPqAQFVtGhbzSdBd1WjLrFxR5Nnmh0+EA7myNnAzQWlqZm9JTI47eFOTIQWQ7iBLyj73\n ROxw3hPB0ez29u4AKVmq/2aHKpQjf9BWQ1cADa4XeaYuqH6haHnporkyV+ELi4=", "X-Authority-Info-Out": "v=2.4 cv=Cu2ys34D c=1 sm=1 tr=0 ts=69df92c4\n cx=c_apl:c_pps:t_out a=azHRBMxVc17uSn+fyuI/eg==:117\n a=azHRBMxVc17uSn+fyuI/eg==:17 a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=mSEN7FZ2dYRJNo9PPvgA:9", "X-Proofpoint-GUID": "FbdWsunsJBF2P3nOeWjcK73nI0VSS4Rq", "Received-SPF": "pass client-ip=57.103.64.241;\n envelope-from=mohamed@unpredictable.fr; helo=outbound.pv.icloud.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Add support for an oddball HV_X64_MSR_GUEST_IDLE not-quite-an-HLT\nthat wakes the vCPU even if EFLAGS.IF is set.\n\nSigned-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>\n---\n target/i386/whpx/whpx-all.c | 46 ++++++++++++++++++++++++++++++++++---\n 1 file changed, 43 insertions(+), 3 deletions(-)", "diff": "diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c\nindex 2e6679f40b..0b89fe093f 100644\n--- a/target/i386/whpx/whpx-all.c\n+++ b/target/i386/whpx/whpx-all.c\n@@ -52,6 +52,7 @@\n /* for kernel-irqchip=off */\n #define HV_X64_MSR_APIC_FREQUENCY 0x40000023\n #define HV_X64_MSR_VP_ASSIST_PAGE 0x40000073\n+#define HV_X64_MSR_GUEST_IDLE 0x400000f0\n \n static bool is_modern_os = true;\n \n@@ -1543,13 +1544,16 @@ static vaddr whpx_vcpu_get_pc(CPUState *cpu, bool exit_context_valid)\n }\n }\n \n-static int whpx_handle_halt(CPUState *cpu)\n+static int whpx_handle_halt_generic(CPUState *cpu)\n {\n+ X86CPU *x86_cpu = X86_CPU(cpu);\n+ CPUX86State *env = &x86_cpu->env;\n+\n int ret = 0;\n \n bql_lock();\n if (!(cpu_test_interrupt(cpu, CPU_INTERRUPT_HARD) &&\n- (cpu_env(cpu)->eflags & IF_MASK)) &&\n+ ((cpu_env(cpu)->eflags & IF_MASK) || env->hflags2 & HF2_HYPERV_HLT_MASK)) &&\n !cpu_test_interrupt(cpu, CPU_INTERRUPT_NMI)) {\n cpu->exception_index = EXCP_HLT;\n cpu->halted = true;\n@@ -1560,6 +1564,27 @@ static int whpx_handle_halt(CPUState *cpu)\n return ret;\n }\n \n+static int whpx_handle_halt(CPUState *cpu)\n+{\n+ int ret = 0;\n+\n+ ret = whpx_handle_halt_generic(cpu);\n+\n+ return ret;\n+}\n+\n+static int whpx_handle_hyperv_guestidle(CPUState *cpu)\n+{\n+ X86CPU *x86_cpu = X86_CPU(cpu);\n+ CPUX86State *env = &x86_cpu->env;\n+ int ret = 0;\n+\n+ env->hflags2 |= HF2_HYPERV_HLT_MASK;\n+ ret = whpx_handle_halt_generic(cpu);\n+\n+ return ret;\n+}\n+\n static void whpx_vcpu_kick_out_of_hlt(CPUState *cpu) \n {\n WHV_REGISTER_VALUE reg;\n@@ -1763,9 +1788,10 @@ static void whpx_vcpu_process_async_events(CPUState *cpu)\n }\n \n if ((cpu_test_interrupt(cpu, CPU_INTERRUPT_HARD) &&\n- (env->eflags & IF_MASK)) ||\n+ ((env->eflags & IF_MASK) || env->hflags2 & HF2_HYPERV_HLT_MASK)) ||\n cpu_test_interrupt(cpu, CPU_INTERRUPT_NMI)) {\n cpu->halted = false;\n+ env->hflags2 &= ~HF2_HYPERV_HLT_MASK;\n }\n \n if (cpu_test_interrupt(cpu, CPU_INTERRUPT_SIPI)) {\n@@ -2035,6 +2061,20 @@ int whpx_vcpu_run(CPUState *cpu)\n }\n }\n \n+ /*\n+ * Windows and Linux both use this MSR.\n+ * Windows 11 25H2 uses it even when not advertised.\n+ */\n+ if (vcpu->exit_ctx.MsrAccess.MsrNumber == HV_X64_MSR_GUEST_IDLE\n+ && !vcpu->exit_ctx.MsrAccess.AccessInfo.IsWrite\n+ && !whpx_irqchip_in_kernel()\n+ && whpx->hyperv_enlightenments_enabled) {\n+ is_known_msr = 1;\n+ whpx_bump_rip(cpu, &vcpu->exit_ctx);\n+ ret = whpx_handle_hyperv_guestidle(cpu);\n+ break;\n+ }\n+\n /*\n * Linux tries to use it anyway even when not exposed. \n * Ignore the write as the VP assist page is not used.\n", "prefixes": [ "v2", "07/10" ] }