Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2221697/?format=api
{ "id": 2221697, "url": "http://patchwork.ozlabs.org/api/patches/2221697/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260410062507.657453-1-mmaddireddy@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260410062507.657453-1-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-04-10T06:25:07", "name": "[1/1] PCI: dwc: Apply ECRC workaround for DesignWare cores prior to 5.10A", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "3b68436d940fab7d0fce7fe30fd11e4cc3dc5bf8", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260410062507.657453-1-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 499406, "url": "http://patchwork.ozlabs.org/api/series/499406/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=499406", "date": "2026-04-10T06:25:07", "name": "[1/1] PCI: dwc: Apply ECRC workaround for DesignWare cores prior to 5.10A", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/499406/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2221697/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2221697/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13676-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=JTGc1R/W;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13676-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"JTGc1R/W\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.43.27", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsRdB6LzXz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 10 Apr 2026 16:25:50 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id F2713300B294\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 10 Apr 2026 06:25:48 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 15A2436A02F;\n\tFri, 10 Apr 2026 06:25:48 +0000 (UTC)", "from SJ2PR03CU001.outbound.protection.outlook.com\n (mail-westusazon11012027.outbound.protection.outlook.com [52.101.43.27])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id A3215226D02;\n\tFri, 10 Apr 2026 06:25:46 +0000 (UTC)", "from SJ0PR03CA0261.namprd03.prod.outlook.com (2603:10b6:a03:3a0::26)\n by CY1PR12MB9697.namprd12.prod.outlook.com (2603:10b6:930:107::6) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.42; Fri, 10 Apr\n 2026 06:25:42 +0000", "from SJ1PEPF00002325.namprd03.prod.outlook.com\n (2603:10b6:a03:3a0:cafe::49) by SJ0PR03CA0261.outlook.office365.com\n (2603:10b6:a03:3a0::26) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9769.43 via Frontend Transport; Fri,\n 10 Apr 2026 06:25:42 +0000", "from mail.nvidia.com (216.228.117.160) by\n SJ1PEPF00002325.mail.protection.outlook.com (10.167.242.88) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9769.17 via Frontend Transport; Fri, 10 Apr 2026 06:25:42 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 9 Apr\n 2026 23:25:28 -0700", "from mmaddireddy-ubuntu.nvidia.com (10.126.230.37) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Thu, 9 Apr 2026 23:25:21 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775802347; cv=fail;\n b=i1nFdLWR/GlIsk68OzF4JbQXNMQO15G/aoCpZhTrixI3nXEVRax8ExTtEeGyEkQiAFwaBlDS4xMFf6dzWH2qt6QfXDWl13ryNwvGuB+CnXDmJivJtJXWcKU6I2zew0P6+ScYiVlqlg533kNmF46yNhiefSWPY7IT9XCMcr3PiV0=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=yZI7vLEFcCGMd+frKDZagzlCiGoRtdiChPGVWPAXJ44+bsGHNIs62WEiuPl9L9333iuuvo2rw3eMQyKn9BoblaBZGdCLYjv8iN2nMsOqDqwAQmAhyGuAq9+AMuoqXPqxqbSGDwGeXTx3fZjutz8wxGuSD9p5FUsbnJK67+f+zRL2w5wEWu0dhNZcSL3Fw4BmdBrw8Cy1+wbmtoNXikferntGFiWods+NRISqP2epk0CWx+bFOFrrM+0wgfGljLhtKmwuU8SnEu4xdxAOj52yRpdgRtWR76M7+mzlL+odG58OD28lNBDaBQKboyLEAWO7mwTgXa6URq9aFSdAJlvOYQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775802347; c=relaxed/simple;\n\tbh=nlGKgxsDRvseZGYWZ+Ak9h73xkaX4RDKszpNMV8b7/k=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=hTcvF3/UG/gPbBzeyEUQCKDH99AT1UgVelcXRfvLgaxpcxfrs23QjP2eNDaMF1qaH9A33Srb3JbsQbkYVHgZOJ4NtbtHxUK29LOKseDDhmDnuEIeGzCaHsrcYK5RqjrRH4alsT8doIVSx6ACsmkC/88cj2zWMrpYN5sHVsaEhGU=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=WNe6ns2XAmRVpk3ZN2m70CSyMuZalYAUKfGCkkLqzOo=;\n b=QTmSvExR7gP5s+IxDUgAvg/4Zg2FKK3ghIpXBWQNYeQ5maHSJFcdCwY3ymbG445l0uJSV/iDsdMgDfdaADdYfjhsexiaaiUl+2HxjDT1VM5Opo7fM0rmK0vfzQlQHOOuxvw+u+QLlSXAO0viTCZ4n44y1T+G9BByOM16zUvvJJV9sTS0yu09fDktl1CZRYK97eRcmpitB6M/B752msd19OAkEOk+FC4hO42igla2DSgXawQz+R49Xfh2IWfJmJZjmNE3PGGNx7mYvYbpbzyU9xdhDHvewmf8oQV+PHsdv5z+ZUYXEE7dvIEq9UNwv93wZAk1wzMwTft34ma0t3L/Ug==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=JTGc1R/W; arc=fail smtp.client-ip=52.101.43.27", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=WNe6ns2XAmRVpk3ZN2m70CSyMuZalYAUKfGCkkLqzOo=;\n b=JTGc1R/WQLsC5ZMau6ub2BM4mZjb2LmzDOoKAZpNK7uA2QkniTqeTLKlZYq9EVLb7He3v648hbH91KJLijzB2GXnqyeZ7Km1KVhzbVcn59wcVluknj6NBLjIraSPAd+Sw+PS/0tHGmiP4ZzzyJsH6jI4qROGHe/dfvocKRZtcBmcz3uAy6meNuP+ynm+pRwUryL622EXQoOiC1udSXfoBfaBZTTgVE/bUHVQLcc3WGzpmh5DrVEyCdwXpP+4fQUfMV48x8AmGHIQM465uueFxOZINEa5WCRBMTtpHlwzpBcaPoej6AkjYDII15JxVU75GRUuLc+taJC5NB6jd+ZDCw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<kishon@kernel.org>, <arnd@arndb.de>, <gregkh@linuxfoundation.org>,\n\t<Frank.Li@nxp.com>, <den@valinux.co.jp>, <hongxing.zhu@nxp.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Manikanta Maddireddy <mmaddireddy@nvidia.com>", "Subject": "[PATCH 1/1] PCI: dwc: Apply ECRC workaround for DesignWare cores\n prior to 5.10A", "Date": "Fri, 10 Apr 2026 11:55:07 +0530", "Message-ID": "<20260410062507.657453-1-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ1PEPF00002325:EE_|CY1PR12MB9697:EE_", "X-MS-Office365-Filtering-Correlation-Id": "b37dd86a-38e0-4443-6447-08de96c9fd9f", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|1800799024|376014|7416014|82310400026|56012099003|18002099003|921020;", "X-Microsoft-Antispam-Message-Info": "\n\t4rdUnNnjxReWQEdWLhFnVCsU7XoJoe+D393rVdgS5oG7IsDCMKg4glYpLCdJBD1B0nIzy8SFzBTBlQoLX2Pfhzeqmy0q5QPzKM0Re9IL24ESDxGeVj0S2eOf0w//IWEEANOlq/xwJCoP1KW1C+lTinyEAbK5bHz6RGeBgbTJ5ZKaeJecdJ5q4DE6dcvpbXN+/m2D35lBzVLdxYGNa8uC2XXM0m+HmAXYqG8okGDfj3fDmW5R9qO5Vg1jKXwxUAWmgE1x+YpJCGYb4ZaK3VakxGYuq8LJQC3cUoEYTU1bhf+Ebk36NwDUc+BOoRkoIfaJB133u2dGDhQlfpMWiQWwGrlEjA6wIXdl3kphS7vgCGiNCamccuRk1/ddK0z7KhrkTtfSJi3iciiMgF9qTFVoOKZzE3Cj8t472xqcyCpuVZasyoZgbwiB8m6tCUAgzx6dIt0bMkBQRu9wLLpWrKOqYMq67VBbDU3eT82Kz7vx8NFptshm1EZnLzLFtAOi63JZ4YOtrCekYzJ75eg6besEJBUGOZafTNgkzPkEltZr4m0h9Ten3Sa0XlxmavhLZ8w5xmjHdfFaXOeLwr0vBaUfaZh5t2ykRciDBnBArzxL6dGQSREKVb19WPB+NmwONgDOjpb60RMxeRQK+8qA18SkzH7uBjqL2eCpmQS4fjKr6uTozJZMmR8iuHfqSBIMdjcPubPj3fJHYd2OP64VCAsp81AVmEnDNXRnYBsvDxKb6EIpxL8VxJDtBxuMgQ+KxyjE6qzjMfe4ppMBLcw6MP7eCpd8O1SnSEqrS3IKj7jQKxUAZL41L3lyGcga+dN7weqd", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(376014)(7416014)(82310400026)(56012099003)(18002099003)(921020);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tr1+qU1krvt/HAZlAOSorIAW8+bqpTiH9YMqE4P4HhAbzd9pveEmE59FxKrtnIgoK7R2qfzBe0/1BB9TTLAg+jLRDTmNxBpiGMnxB5yrl1Uy7R82OCYtpTWnkSS270ugjZc4dNm3YRqknYLIBg39ICCzgZqQZtQYO7mJCJC3arfFjWfQrcA5In+9C8WYuE55oCmuR5TjS5o75JRhipF+FzRkkhzaIXQz0hbbyn/nbyD5Ycn/B/M1nn5VCHjOah4Exb8YYvmv5mZczbk9iyxGVmWuvSKWHpoMy4VJrSHbbvVv4hFstTP3jfxrijAN9glfPfzn0k2Ishhqde1YQ83TSTSB07s5w9MuKHEOqW6Tq7KQOQ/H8yLmQ5AjM3T+OTS0PG34SA8H96Kw687H64bmWE0J7fAbNcPzunNhq+Lm3ZC7UkXzvza0QBJoNmi3sKWyN", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "10 Apr 2026 06:25:42.0485\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n b37dd86a-38e0-4443-6447-08de96c9fd9f", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ1PEPF00002325.namprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY1PR12MB9697" }, "content": "The ECRC (TLP digest) workaround was originally applied only for DesignWare\ncore version 4.90a. Per discussion in Synopsys case, the dependency of the\niATU TD bit on ECRC generation was removed in 5.10a, so apply the\nworkaround for all DWC versions below that release.\n\nReplace the misleading comment that referred to raw version constants\nwith readable DesignWare release name aligned with the implementation.\n\nFixes: b210b1595606 PCI: dwc: Apply ECRC workaround to DesignWare 5.00a as well\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\n drivers/pci/controller/dwc/pcie-designware.c | 6 +++---\n drivers/pci/controller/dwc/pcie-designware.h | 1 +\n 2 files changed, 4 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c\nindex d69db0ab3b14..d0b3b93fc940 100644\n--- a/drivers/pci/controller/dwc/pcie-designware.c\n+++ b/drivers/pci/controller/dwc/pcie-designware.c\n@@ -487,8 +487,8 @@ static inline void dw_pcie_writel_atu_ob(struct dw_pcie *pci, u32 index, u32 reg\n static inline u32 dw_pcie_enable_ecrc(u32 val)\n {\n \t/*\n-\t * DWC versions 0x3530302a and 0x3536322a has a design issue where the 'TD'\n-\t * bit in the Control register-1 of the ATU outbound region acts\n+\t * DesignWare core versions prior to 5.10A have a design issue where the\n+\t * 'TD' bit in the Control register-1 of the ATU outbound region acts\n \t * like an override for the ECRC setting, i.e., the presence of TLP\n \t * Digest (ECRC) in the outgoing TLPs is solely determined by this\n \t * bit. This is contrary to the PCIe spec which says that the\n@@ -563,7 +563,7 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,\n \tif (upper_32_bits(limit_addr) > upper_32_bits(parent_bus_addr) &&\n \t dw_pcie_ver_is_ge(pci, 460A))\n \t\tval |= PCIE_ATU_INCREASE_REGION_SIZE;\n-\tif (dw_pcie_ver_is(pci, 490A) || dw_pcie_ver_is(pci, 500A))\n+\tif (!dw_pcie_ver_is_ge(pci, 510A))\n \t\tval = dw_pcie_enable_ecrc(val);\n \tdw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL1, val);\n \ndiff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h\nindex 82946bf78b21..739a213c27c9 100644\n--- a/drivers/pci/controller/dwc/pcie-designware.h\n+++ b/drivers/pci/controller/dwc/pcie-designware.h\n@@ -35,6 +35,7 @@\n #define DW_PCIE_VER_480A\t\t0x3438302a\n #define DW_PCIE_VER_490A\t\t0x3439302a\n #define DW_PCIE_VER_500A\t\t0x3530302a\n+#define DW_PCIE_VER_510A\t\t0x3531302a\n #define DW_PCIE_VER_520A\t\t0x3532302a\n #define DW_PCIE_VER_540A\t\t0x3534302a\n #define DW_PCIE_VER_562A\t\t0x3536322a\n", "prefixes": [ "1/1" ] }