Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2219571/?format=api
{ "id": 2219571, "url": "http://patchwork.ozlabs.org/api/patches/2219571/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260403-nord-tlmm-v1-1-4864f400c700@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260403-nord-tlmm-v1-1-4864f400c700@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-03T13:27:55", "name": "[1/3] dt-bindings: pinctrl: describe the TLMM controller on Qualcomm Nord platforms", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "10cf317466872d17881fc14ef23c5f45ac337040", "submitter": { "id": 92196, "url": "http://patchwork.ozlabs.org/api/people/92196/?format=api", "name": "Bartosz Golaszewski", "email": "bartosz.golaszewski@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260403-nord-tlmm-v1-1-4864f400c700@oss.qualcomm.com/mbox/", "series": [ { "id": 498631, "url": "http://patchwork.ozlabs.org/api/series/498631/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=498631", "date": "2026-04-03T13:27:54", "name": "pinctrl: qcom: add support for the TLMM controller on Nord platforms", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/498631/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2219571/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2219571/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34643-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=VOQTx0YV;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=VaYNqI6D;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34643-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"VOQTx0YV\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"VaYNqI6D\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fnKLM283Fz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 04 Apr 2026 00:28:43 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 00AB4304F5F7\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 3 Apr 2026 13:28:20 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 048DC3BC673;\n\tFri, 3 Apr 2026 13:28:16 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 4DA5C3BADAA\n\tfor <linux-gpio@vger.kernel.org>; Fri, 3 Apr 2026 13:28:14 +0000 (UTC)", "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 633An8661562206\n\tfor <linux-gpio@vger.kernel.org>; Fri, 3 Apr 2026 13:28:13 GMT", "from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d9um73hh1-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Fri, 03 Apr 2026 13:28:13 +0000 (GMT)", "by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-50b34223670so86853371cf.0\n for <linux-gpio@vger.kernel.org>;\n Fri, 03 Apr 2026 06:28:13 -0700 (PDT)", "from brgl-qcom.local ([2a01:cb1d:dc:7e00:129d:59e8:f7c9:47ca])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488980e312csm22224685e9.7.2026.04.03.06.28.10\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 03 Apr 2026 06:28:11 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775222895; cv=none;\n b=PaEGs8EXVxFxA6z9X330kk76kEnHdDGG5/LyZhBCVULV02i0Mo8Feai/49RrNzE0MQre2QCX5QbA0hGCLJ2MMgHlgn09aa35FfTNDPXCmK/qHnOlCuRjPLLp/J5jqSyzVkSZzpRate7CmYnhnMptoHEe+IVib4nxbrAw6W5EpHo=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775222895; c=relaxed/simple;\n\tbh=GPisFIElRHMZPwAxr+SS9sz+OH93AgvPc0XFAexIBI8=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=t4u1YKI82rf9ryX5f5TRvU1Gs7bt7CEj41GtS3hXW7sGqx0fOCmPorL7Gd90rImWe5kZv5hFKHL2jd12p/wNYeeQC9Rl8eRuaL2MrLIfgcsQTYxtx1W3ixQZ4U/sB/h6EUrxZSKEpwX+EL2FEHSq1prl7Te6i4yHdCcQIesH1/4=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=VOQTx0YV;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=VaYNqI6D; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tf8I8lIGtrhdAdS5Ttg2u7P0fAQ6iGQRRtk/2l9tRdAI=; b=VOQTx0YVWxuPABO3\n\tJN14sjTyTE2Fbc62fiD+M/iOSOnOEw+A6+wim0jcW/yNNv7OIkLi/EqVPp6osu55\n\tD4P13fWzxeL3nLo3yt089175qi8X3ZkoAGnC1ujyf/oDkvOF7n/iuTuJu7sc3u4b\n\tOWDBW12bvcNYpDbFF8qV8uHq2wO8qn20BnKZrjeTMiTIIwesvzIt0AIzGIbc316p\n\tW7Y1w0lagQuwGyxg5fut+EK+JC+PkJcz0zXTW/AMYZa974OVQ1yogFW2CrP9RymH\n\ts7zgkW/RHdSEkokt1D63vjmiCLPjUNMQTmGdAkLxhdgZ+UG+D0tsTEkNyYEsvt3F\n\t3c6Psg==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775222893; x=1775827693;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=f8I8lIGtrhdAdS5Ttg2u7P0fAQ6iGQRRtk/2l9tRdAI=;\n b=VaYNqI6Dp2/jLJ+EAmk9rlXZl8JfgBkWeksUlr2aKrnQkz/i2PoFxw8A8pf86j5B4y\n 49QS4yXewT/1YQsOqmC1jjmNqrocg1pixRLKNQ0YmjQGUX59NJT3DnCSbWacmGqYBZoc\n 8BUmygEWH1FhdGWqI204UzilTekIQsFfYcVPz7qsVua+geyRD9aZVTfFedNeYnNL2a4l\n hr/bh7TWZyExonmsJ7XH8JihszvIJsb1a5q6Z870Ug0h7tH86Cd9MND2aaYFaUB739ZR\n 5kbuIiqhtsdDN3RuU00pxoqWaSF7U3hw3L4+DNQTLiIZkbV5RvhizZYiW8jHKOy6VAgO\n 8FYw==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775222893; x=1775827693;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=f8I8lIGtrhdAdS5Ttg2u7P0fAQ6iGQRRtk/2l9tRdAI=;\n b=VSZf9wQXDBjmK+WdeYLZgj7GnEApBY6HfuotjsJMtJiWOrRaFofCTAjSXUv+5dGagq\n c0fA22KhQLwd1a0G2vBsIXUX2nAD/Th1Dx4rOzdtKcmrSc8AP6VaWG/y+KiN8rDRjzk3\n fH8/Am4YPaVXKXH8Y8k8OrSghR0wdkiw5nOqzRxJuny+p1w28daJUBkm9k1TdzmOj8xi\n pk4OLeQSLEQNv5MRrOSZv427d78CngOxl2ETRg/4A+urMLZPJAXsIfvWewXD4NZ25YH1\n GJaTNHfVHRsFeJLaDjEk87WDKRQ58khdyvweU/WUUFw9XJMg0tJRlI5YhlIzGc6gIuG9\n 45tg==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCXzVNZeJv/riaPf+Qr0GSyswE4KbR+/QQrx6C7J6deI7tAL4PsLJKURklTHVFfy4puavV+f4yb4L5x9@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yy9r7/R+GGn+ZAntWkYIKLmKFxD54Fck/Hr1Y+8xvXMVCi0CgZp\n\tGgXQDM6I2zrMvDIekMBHqjHztXgOvnS17PjO5NFyFdvpMeSR6LKieyUiGj/SQRFg6oAg1oDJm7d\n\tbS5FMMvvTk4F3VGFXYOixzh00rJ257slOCsiYM9YiOOg4fpy4p2iZOvqnY21gNN55", "X-Gm-Gg": "ATEYQzxn4jqGEWnmsZXIzvJfPcUn4Cml9b9cJrpfVwjoHy40JwXck1pnhqK8FF8GiLY\n\tCbDWWPnY4C4XnzWR6SghcGPNR+Fz6yIeqP+FGdbIe/kaQGi5+AadJV5h7FDHAsWhng1MA/TlhTt\n\t+XIqpP0M2Xp8bKtpTvKaHyLidpQ/BWToIgtpy+uqqNFea611ykGi6W3rXp14QTxS+IgPK7xOaVB\n\tEAy+p2EUF6Q4WqFJS0hPJ/q68zGxVbLF3E+iGVC/RxDOxjHFaJicsmXljMxDB4hYj/RnHwquBvH\n\tviyG0YlvXDYS53jLJbanDof0gDmLUKIUGYQ+E5SDtiihVPNkeUQwbGaopnk277KEfMSG+fHlC6Z\n\tDGw0Uu+dgMSyt2ONP0AI563/iDyGuv4QeogzQhHW0Jn+/kiAWnhht", "X-Received": [ "by 2002:a05:622a:5c0b:b0:50d:6baa:9e8c with SMTP id\n d75a77b69052e-50d6baaa2b5mr20483381cf.12.1775222892329;\n Fri, 03 Apr 2026 06:28:12 -0700 (PDT)", "by 2002:a05:622a:5c0b:b0:50d:6baa:9e8c with SMTP id\n d75a77b69052e-50d6baaa2b5mr20482931cf.12.1775222891861;\n Fri, 03 Apr 2026 06:28:11 -0700 (PDT)" ], "From": "Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>", "Date": "Fri, 03 Apr 2026 15:27:55 +0200", "Subject": "[PATCH 1/3] dt-bindings: pinctrl: describe the TLMM controller on\n Qualcomm Nord platforms", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260403-nord-tlmm-v1-1-4864f400c700@oss.qualcomm.com>", "References": "<20260403-nord-tlmm-v1-0-4864f400c700@oss.qualcomm.com>", "In-Reply-To": "<20260403-nord-tlmm-v1-0-4864f400c700@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Richard Cochran <richardcochran@gmail.com>,\n Bartosz Golaszewski <brgl@kernel.org>,\n Shawn Guo <shengchao.guo@oss.qualcomm.com>,\n Arnd Bergmann <arnd@arndb.de>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>", "X-Mailer": "b4 0.14.2", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=10779;\n i=bartosz.golaszewski@oss.qualcomm.com; h=from:subject:message-id;\n bh=GPisFIElRHMZPwAxr+SS9sz+OH93AgvPc0XFAexIBI8=;\n b=owEBbQKS/ZANAwAKAQWdLsv/NoTDAcsmYgBpz8BkIi9zujPgr7QuZgR9W/yDBhdpJfF3ah5aU\n pwjTDjfHmGJAjMEAAEKAB0WIQSR5RMt5bVGHXuiZfwFnS7L/zaEwwUCac/AZAAKCRAFnS7L/zaE\n w37jEAClf6v28pgISFrnyGjOyIqkDIRI/71BgH7O2/Z3wTjP5CqeFmyS3+iek5LN7UdUcqAYAJA\n LuhtSwpvCtR1HVeTxexduQ1yKQur2TThD2f63hy5eJbpxzs2ZjnlZwOg5j8B98eu6Kjou9wsZeH\n epz0JCI8z5DlyGysEW8JxCmzKfiiDq7E4QUtTwFJePjWfa3MBlnAsNzjsaTe8K0xkreN0w/SlB7\n X56H4kksKx4QVbzkcxJqrZqm6rDLNp0IJ7QTGkDIiy6fLqwkol8QmY20oMgXE9c9bl7ipDaNtrx\n xOIfOjQ2jVVZEjIQBO+lwVOtEbfobsKbHSZRXrXTMqIlxCA2ZtvrkTYroz0sci2CHRbYFYfQXkQ\n G3Xp1Qjz6xOp94QkrBrrRTd9g0WZCOfHGxfBhb2ukBZ+UzY6Qvd0zkX1yBpo/eZ0wnoODCC2cRD\n +JuXR0LYrIrNcVApsCbZFVD9wW8UujdCo3jD7H2NKVQ/NinAa2DBZJJsi5A7xcbOsqVF6+ELdj7\n N6MZ9yGpJzan2+PxU6XPaJq8Fw9ZBIyFwSJQdh6MzwdPyNtPrZ9qsfCBsk7e0b2w2RR0PI9+B4Y\n A/wt8+E4u+gmfcurlKQVQUX5PZSWpaAWdoxwqafOEqtNlPErZ+hA+mq89YpXoNah1Pyh2lVo/e+\n QfSFfIv3LEKbWZQ==", "X-Developer-Key": "i=bartosz.golaszewski@oss.qualcomm.com; a=openpgp;\n fpr=169DEB6C0BC3C46013D2C79F11A72EA01471D772", "X-Authority-Analysis": "v=2.4 cv=U/WfzOru c=1 sm=1 tr=0 ts=69cfc06d cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=gEfo2CItAAAA:8\n a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=JO62WPm7RC265l9asukA:9 a=QEXdDO2ut3YA:10\n a=dawVfQjAaf238kedN5IG:22 a=sptkURWiP4Gy88Gu7hUp:22", "X-Proofpoint-GUID": "oEPAk6SWOcOycrYUYh80kACinWGxVkWO", "X-Proofpoint-ORIG-GUID": "oEPAk6SWOcOycrYUYh80kACinWGxVkWO", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAzMDEyMCBTYWx0ZWRfX2v0BJNKJlg8+\n 6GS77V7zVwwzVbByBqYMSn/BX6rNfkSI6HZRrM2DNvBaUOmbzpWDOBWaVijpx4eqAivXBwfWTOB\n TYh4WmUe39M3+1iOTJ0IAwMDLWB6IFR+pf10gf9trjgt74WMB8iA7+/pQ3au/DUXxAQjs7TqMME\n B8GdI/qxG3g0LduOyToYIRoIMweN8Q47akiPMKxqOwHUjVvbP/pmSx6V6mQ40eDAkc5lI1w9Zxo\n fdqc4KeghO/MGTtz68JEwjOOHFvEzBEmjX91+BXIeauVK41M59FM19RLJp0e+grf5lClqkdnj4Q\n YancTfeiQUr/661082Folye82jxG3720SLQEIV1HIcfDURGYLGG1aCUWEo6IabGD2K/YiSCJefq\n yY3dKeD24H59w0R2m6grZbN8YwoO3w2bRL5uhGgIO2QwtAIGVgSkVtFS8nQ5VNlt0v1Fafx5B7y\n gfcQHybxZKHpr0rJykA==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-03_04,2026-04-03_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n malwarescore=0 suspectscore=0 priorityscore=1501 bulkscore=0 clxscore=1015\n phishscore=0 adultscore=0 spamscore=0 lowpriorityscore=0 impostorscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604030120" }, "content": "Add a DT binding document describing the TLMM pin controller available\non the Nord platforms from Qualcomm.\n\nCo-developed-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>\nSigned-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>\nSigned-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>\n---\n .../bindings/pinctrl/qcom,nord-tlmm.yaml | 206 +++++++++++++++++++++\n 1 file changed, 206 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..b1fdaa24a045469e3dec512ce0200f240daa1959\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml\n@@ -0,0 +1,206 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/qcom,nord-tlmm.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm Technologies, Inc. Nord TLMM block\n+\n+maintainers:\n+ - Bartosz Golaszewski <brgl@kernel.org>\n+\n+description: |\n+ Top Level Mode Multiplexer pin controller in Qualcomm Nord SoC.\n+\n+allOf:\n+ - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#\n+\n+properties:\n+ compatible:\n+ const: qcom,nord-tlmm\n+\n+ reg:\n+ maxItems: 1\n+\n+ interrupts:\n+ maxItems: 1\n+\n+ gpio-reserved-ranges:\n+ minItems: 1\n+ maxItems: 74\n+\n+ gpio-line-names:\n+ maxItems: 180\n+\n+patternProperties:\n+ \"-state$\":\n+ oneOf:\n+ - $ref: \"#/$defs/qcom-nord-tlmm-state\"\n+ - patternProperties:\n+ \"-pins$\":\n+ $ref: \"#/$defs/qcom-nord-tlmm-state\"\n+ additionalProperties: false\n+\n+$defs:\n+ qcom-nord-tlmm-state:\n+ type: object\n+ description:\n+ Pinctrl node's client devices use subnodes for desired pin configuration.\n+ Client device subnodes use below standard properties.\n+ $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state\n+ unevaluatedProperties: false\n+\n+ properties:\n+ pins:\n+ description:\n+ List of gpio pins affected by the properties specified in this\n+ subnode.\n+ items:\n+ oneOf:\n+ - pattern: \"^gpio([0-9]|[1-9][0-9]|1[0-7][0-9]|180])$\"\n+ - enum: [ ufs_reset ]\n+ minItems: 1\n+ maxItems: 16\n+\n+ function:\n+ description:\n+ Specify the alternative function to be configured for the specified\n+ pins.\n+\n+ enum: [ aoss_cti, atest_char0, atest_char1, atest_char2, atest_char3,\n+ atest_char_start, atest_usb20, atest_usb21, aud_intfc0_clk,\n+ aud_intfc0_data0, aud_intfc0_data1, aud_intfc0_data2,\n+ aud_intfc0_data3, aud_intfc0_data4, aud_intfc0_data5,\n+ aud_intfc0_data6, aud_intfc0_data7, aud_intfc0_ws,\n+ aud_intfc10_clk, aud_intfc10_data0, aud_intfc10_data1,\n+ aud_intfc10_ws, aud_intfc1_clk, aud_intfc1_data0,\n+ aud_intfc1_data1, aud_intfc1_data2, aud_intfc1_data3,\n+ aud_intfc1_data4, aud_intfc1_data5, aud_intfc1_data6,\n+ aud_intfc1_data7, aud_intfc1_ws, aud_intfc2_clk,\n+ aud_intfc2_data0, aud_intfc2_data1, aud_intfc2_data2,\n+ aud_intfc2_data3, aud_intfc2_ws, aud_intfc3_clk,\n+ aud_intfc3_data0, aud_intfc3_data1, aud_intfc3_ws,\n+ aud_intfc4_clk, aud_intfc4_data0, aud_intfc4_data1,\n+ aud_intfc4_ws, aud_intfc5_clk, aud_intfc5_data0,\n+ aud_intfc5_data1, aud_intfc5_ws, aud_intfc6_clk,\n+ aud_intfc6_data0, aud_intfc6_data1, aud_intfc6_ws,\n+ aud_intfc7_clk, aud_intfc7_data0, aud_intfc7_data1,\n+ aud_intfc7_ws, aud_intfc8_clk, aud_intfc8_data0,\n+ aud_intfc8_data1, aud_intfc8_ws, aud_intfc9_clk,\n+ aud_intfc9_data0, aud_intfc9_ws, aud_mclk0_mira,\n+ aud_mclk0_mirb, aud_mclk1_mira, aud_mclk1_mirb,\n+ aud_mclk2_mira, aud_mclk2_mirb, aud_refclk0, aud_refclk1,\n+ bist_done, ccu_async_in0, ccu_async_in1, ccu_async_in2,\n+ ccu_async_in3, ccu_async_in4, ccu_async_in5, ccu_i2c_scl0,\n+ ccu_i2c_scl1, ccu_i2c_scl2, ccu_i2c_scl3, ccu_i2c_scl4,\n+ ccu_i2c_scl5, ccu_i2c_scl6, ccu_i2c_scl7, ccu_i2c_scl8,\n+ ccu_i2c_scl9, ccu_i2c_sda0, ccu_i2c_sda1, ccu_i2c_sda2,\n+ ccu_i2c_sda3, ccu_i2c_sda4, ccu_i2c_sda5, ccu_i2c_sda6,\n+ ccu_i2c_sda7, ccu_i2c_sda8, ccu_i2c_sda9, ccu_timer0,\n+ ccu_timer1, ccu_timer10, ccu_timer11, ccu_timer12, ccu_timer13,\n+ ccu_timer14, ccu_timer15, ccu_timer2, ccu_timer3, ccu_timer4,\n+ ccu_timer5, ccu_timer6, ccu_timer7, ccu_timer8, ccu_timer9,\n+ clink_debug, dbg_out, dbg_out_clk, ddr_bist_complete,\n+ ddr_bist_fail, ddr_bist_start, ddr_bist_stop, ddr_pxi0,\n+ ddr_pxi1, ddr_pxi10, ddr_pxi11, ddr_pxi12, ddr_pxi13, ddr_pxi14,\n+ ddr_pxi15, ddr_pxi2, ddr_pxi3, ddr_pxi4, ddr_pxi5, ddr_pxi6,\n+ ddr_pxi7, ddr_pxi8, ddr_pxi9, dp_rx0, dp_rx00, dp_rx01,\n+ dp_rx0_mute, dp_rx1, dp_rx10, dp_rx11, dp_rx1_mute, edp0_hot,\n+ edp0_lcd, edp1_hot, edp1_lcd, edp2_hot, edp2_lcd, edp3_hot,\n+ edp3_lcd, emac0_mcg0, emac0_mcg1, emac0_mcg2, emac0_mcg3,\n+ emac0_mdc, emac0_mdio, emac0_ptp, emac1_mcg0, emac1_mcg1,\n+ emac1_mcg2, emac1_mcg3, emac1_mdc, emac1_mdio, emac1_ptp,\n+ gcc_gp1_clk, gcc_gp2_clk, gcc_gp3_clk, gcc_gp4_clk, gcc_gp5_clk,\n+ gcc_gp6_clk, gcc_gp7_clk, gcc_gp8_clk, jitter_bist, lbist_pass,\n+ mbist_pass, mdp0_vsync0_out, mdp0_vsync10_out, mdp0_vsync1_out,\n+ mdp0_vsync2_out, mdp0_vsync3_out, mdp0_vsync4_out,\n+ mdp0_vsync5_out, mdp0_vsync6_out, mdp0_vsync7_out,\n+ mdp0_vsync8_out, mdp0_vsync9_out, mdp1_vsync0_out,\n+ mdp1_vsync10_out, mdp1_vsync1_out, mdp1_vsync2_out,\n+ mdp1_vsync3_out, mdp1_vsync4_out, mdp1_vsync5_out,\n+ mdp1_vsync6_out, mdp1_vsync7_out, mdp1_vsync8_out,\n+ mdp1_vsync9_out, mdp_vsync_e, mdp_vsync_p, mdp_vsync_s,\n+ pcie0_clk_req_n, pcie1_clk_req_n, pcie2_clk_req_n,\n+ pcie3_clk_req_n, phase_flag0, phase_flag1, phase_flag10,\n+ phase_flag11, phase_flag12, phase_flag13, phase_flag14,\n+ phase_flag15, phase_flag16, phase_flag17, phase_flag18,\n+ phase_flag19, phase_flag2, phase_flag20, phase_flag21,\n+ phase_flag22, phase_flag23, phase_flag24, phase_flag25,\n+ phase_flag26, phase_flag27, phase_flag28, phase_flag29,\n+ phase_flag3, phase_flag30, phase_flag31, phase_flag4,\n+ phase_flag5, phase_flag6, phase_flag7, phase_flag8,\n+ phase_flag9, pll_bist_sync, pll_clk_aux, prng_rosc0, prng_rosc1,\n+ pwrbrk_i_n, qdss_cti, qdss_gpio, qdss_gpio0, qdss_gpio1,\n+ qdss_gpio10, qdss_gpio11, qdss_gpio12, qdss_gpio13, qdss_gpio14,\n+ qdss_gpio15, qdss_gpio2, qdss_gpio3, qdss_gpio4, qdss_gpio5,\n+ qdss_gpio6, qdss_gpio7, qdss_gpio8, qdss_gpio9, qspi0, qspi1,\n+ qspi2, qspi3, qspi_clk, qspi_cs0_n, qspi_cs1_n, qup0_se0_l0,\n+ qup0_se0_l1, qup0_se0_l2, qup0_se0_l3, qup0_se1_l0, qup0_se1_l1,\n+ qup0_se1_l2, qup0_se1_l3, qup0_se2_l0, qup0_se2_l1, qup0_se2_l2,\n+ qup0_se2_l3, qup0_se3_l0, qup0_se3_l1, qup0_se3_l2, qup0_se3_l3,\n+ qup0_se4_l0, qup0_se4_l1, qup0_se4_l2, qup0_se4_l3, qup0_se5_l0,\n+ qup0_se5_l1, qup0_se5_l2, qup0_se5_l3, qup1_se0_l0, qup1_se0_l1,\n+ qup1_se0_l2, qup1_se0_l3, qup1_se1_l0, qup1_se1_l1, qup1_se1_l2,\n+ qup1_se1_l3, qup1_se2_l0, qup1_se2_l1, qup1_se2_l2, qup1_se2_l3,\n+ qup1_se3_l0, qup1_se3_l1, qup1_se3_l2, qup1_se3_l3, qup1_se4_l0,\n+ qup1_se4_l1, qup1_se4_l2, qup1_se4_l3, qup1_se5_l0, qup1_se5_l1,\n+ qup1_se5_l2, qup1_se5_l3, qup1_se6_l0, qup1_se6_l1, qup1_se6_l2,\n+ qup1_se6_l3, qup2_se0_l0, qup2_se0_l1, qup2_se0_l2, qup2_se0_l3,\n+ qup2_se1_l0, qup2_se1_l1, qup2_se1_l2, qup2_se1_l3, qup2_se2_l0,\n+ qup2_se2_l1, qup2_se2_l2, qup2_se2_l3, qup2_se2_l4, qup2_se3_l0,\n+ qup2_se3_l1, qup2_se3_l2, qup2_se3_l3, qup2_se4_l0, qup2_se4_l1,\n+ qup2_se4_l2, qup2_se4_l3, qup2_se4_l4, qup2_se4_l5, qup2_se4_l6,\n+ qup2_se5_l0, qup2_se5_l1, qup2_se5_l2, qup2_se5_l3, qup2_se6_l0,\n+ qup2_se6_l1, qup2_se6_l2, qup2_se6_l3, qup3_se0_l0_mira,\n+ qup3_se0_l0_mirb, qup3_se0_l1_mira, qup3_se0_l1_mirb,\n+ qup3_se0_l2, qup3_se0_l3, qup3_se0_l4, qup3_se0_l5, qup3_se0_l6,\n+ sailss_ospi, sdc4_clk, sdc4_cmd, sdc4_data, smb_alert,\n+ smb_alert_n, smb_clk, smb_dat, tb_trig_sdc4, tmess_prng0,\n+ tmess_prng1, tsc_timer0, tsc_timer1, tsc_timer2, tsc_timer3,\n+ tsc_timer4, tsc_timer5, tsc_timer6, tsc_timer7, tsc_timer8,\n+ tsc_timer9, tsense_pwm1, tsense_pwm2, tsense_pwm3, tsense_pwm4,\n+ tsense_pwm5, tsense_pwm6, tsense_pwm7, tsense_pwm8, usb0_hs,\n+ usb0_phy_ps, usb1_hs, usb1_phy_ps, usb2_hs, usxgmii0_phy,\n+ usxgmii1_phy, vsense_trigger_mirnat, wcn_sw, wcn_sw_ctrl]\n+\n+ required:\n+ - pins\n+\n+required:\n+ - compatible\n+ - reg\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ #include <dt-bindings/interrupt-controller/arm-gic.h>\n+\n+ tlmm: pinctrl@f100000 {\n+ compatible = \"qcom,nord-tlmm\";\n+ reg = <0x0f100000 0xc0000>;\n+ interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;\n+ gpio-controller;\n+ #gpio-cells = <2>;\n+ interrupt-controller;\n+ #interrupt-cells = <2>;\n+ gpio-ranges = <&tlmm 0 0 181>;\n+ wakeup-parent = <&pdc>;\n+\n+ qup_uart15_default: qup-uart15-default-state {\n+ tx-pins {\n+ pins = \"gpio147\";\n+ function = \"qup2_se2_l2\";\n+ drive-strength = <2>;\n+ bias-disable;\n+ };\n+\n+ rx-pins {\n+ pins = \"gpio148\";\n+ function = \"qup2_se2_l3\";\n+ drive-strength = <2>;\n+ bias-disable;\n+ };\n+ };\n+ };\n+...\n", "prefixes": [ "1/3" ] }