get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2219466/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2219466,
    "url": "http://patchwork.ozlabs.org/api/patches/2219466/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260403035541.18355-4-zhenzhong.duan@intel.com/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260403035541.18355-4-zhenzhong.duan@intel.com>",
    "list_archive_url": null,
    "date": "2026-04-03T03:55:27",
    "name": "[v3,03/14] vfio/iommufd: Create nesting parent hwpt with IOMMU_HWPT_ALLOC_PASID flag",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "bb4701b54b18e0a4e6ec92216f5e439d3c5ffc91",
    "submitter": {
        "id": 81636,
        "url": "http://patchwork.ozlabs.org/api/people/81636/?format=api",
        "name": "Duan, Zhenzhong",
        "email": "zhenzhong.duan@intel.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260403035541.18355-4-zhenzhong.duan@intel.com/mbox/",
    "series": [
        {
            "id": 498583,
            "url": "http://patchwork.ozlabs.org/api/series/498583/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498583",
            "date": "2026-04-03T03:55:36",
            "name": "intel_iommu: Enable PASID support for passthrough device",
            "version": 3,
            "mbox": "http://patchwork.ozlabs.org/series/498583/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2219466/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2219466/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=G0qJd9iq;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fn4gB5QdHz20wd\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 14:57:26 +1100 (AEDT)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8Vdd-0001Af-Mk; Thu, 02 Apr 2026 23:56:05 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1w8Vdc-00019c-Aq\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 23:56:04 -0400",
            "from mgamail.intel.com ([198.175.65.19])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1w8Vda-0004MM-KT\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 23:56:04 -0400",
            "from fmviesa007.fm.intel.com ([10.60.135.147])\n by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 02 Apr 2026 20:56:01 -0700",
            "from unknown (HELO gnr-sp-2s-612.sh.intel.com) ([10.112.230.229])\n by fmviesa007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 02 Apr 2026 20:55:58 -0700"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1775188562; x=1806724562;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=IM87H8/Ait4f6rjlrPdAR7O/TnBajxtINCeU247Vyjw=;\n b=G0qJd9iq0H9/nb2K9GdNMqxE5tBGVZ5MwTxDTRBSqw9DxP8BacG6t9Kw\n Hu3/OVesqnW5Ks9qPmFEMmhKhKs20gXqMnjJyBlXsA7Yn+OuRTEpZZmDN\n 7piM7rx/9nECIwwS1XLyaxRZIB4k56/wbFJYr/mL18oecDPSYMP72/+xE\n QeZkeor1u7UwF6E0JJ1/egCthvRsEDAUqJg5fos+6MUrZyCiOIZM5dxib\n SFWMhOCBACDw+1ERUCZdGzyc3ozZYaBgj1yhdmxCYmVg/17SoMBt//AvN\n 5C/eiDZViArByQnXwexr1M+UAYJAxd/taOKEU39YMcwWfWk3GZVjOmADA g==;",
        "X-CSE-ConnectionGUID": [
            "/nAzXRYpQsKAPD0QgHdEjQ==",
            "SsTIyR/UR76nqOxEaKClhg=="
        ],
        "X-CSE-MsgGUID": [
            "7yXnGwL+S3e2/uJmsq5x/w==",
            "nMO9Arz+QNi6BU94BvPifw=="
        ],
        "X-IronPort-AV": [
            "E=McAfee;i=\"6800,10657,11747\"; a=\"76140602\"",
            "E=Sophos;i=\"6.23,157,1770624000\"; d=\"scan'208\";a=\"76140602\"",
            "E=Sophos;i=\"6.23,157,1770624000\"; d=\"scan'208\";a=\"223884852\""
        ],
        "X-ExtLoop1": "1",
        "From": "Zhenzhong Duan <zhenzhong.duan@intel.com>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "alex@shazbot.org, clg@redhat.com, eric.auger@redhat.com, mst@redhat.com,\n jasowang@redhat.com, jgg@nvidia.com, nicolinc@nvidia.com,\n skolothumtho@nvidia.com, joao.m.martins@oracle.com,\n clement.mathieu--drif@bull.com, kevin.tian@intel.com, yi.l.liu@intel.com,\n xudong.hao@intel.com, Zhenzhong Duan <zhenzhong.duan@intel.com>",
        "Subject": "[PATCH v3 03/14] vfio/iommufd: Create nesting parent hwpt with\n IOMMU_HWPT_ALLOC_PASID flag",
        "Date": "Thu,  2 Apr 2026 23:55:27 -0400",
        "Message-ID": "<20260403035541.18355-4-zhenzhong.duan@intel.com>",
        "X-Mailer": "git-send-email 2.47.3",
        "In-Reply-To": "<20260403035541.18355-1-zhenzhong.duan@intel.com>",
        "References": "<20260403035541.18355-1-zhenzhong.duan@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=198.175.65.19;\n envelope-from=zhenzhong.duan@intel.com; helo=mgamail.intel.com",
        "X-Spam_score_int": "-48",
        "X-Spam_score": "-4.9",
        "X-Spam_bar": "----",
        "X-Spam_report": "(-4.9 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.542,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "When both device and vIOMMU have PASID enabled, then guest may setup\npasid attached translation.\n\nVFIO needs to be aware of potential pasid usage and should attach the\nnon-pasid part of pasid-capable device to hwpt flagged with\nIOMMU_HWPT_ALLOC_PASID.\n\nARM SMMU doesn't support IOMMU_HWPT_ALLOC_PASID, only VTD need it. So\nwe can't check the existing vIOMMU flag VIOMMU_FLAG_PASID_SUPPORTED to\ndetermine if set flag IOMMU_HWPT_ALLOC_PASID. Instead, introduce a new\nflag VIOMMU_FLAG_WANT_PASID_ATTACH which will only be exposed by VTD.\n\nSigned-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>\nReviewed-by: Yi Liu <yi.l.liu@intel.com>\nTested-by: Xudong Hao <xudong.hao@intel.com>\n---\n include/hw/core/iommu.h       |  1 +\n include/hw/vfio/vfio-device.h |  1 +\n hw/vfio/device.c              | 11 +++++++++++\n hw/vfio/iommufd.c             |  8 +++++++-\n 4 files changed, 20 insertions(+), 1 deletion(-)",
    "diff": "diff --git a/include/hw/core/iommu.h b/include/hw/core/iommu.h\nindex bfcd511013..67c575b08c 100644\n--- a/include/hw/core/iommu.h\n+++ b/include/hw/core/iommu.h\n@@ -21,6 +21,7 @@ enum viommu_flags {\n     /* vIOMMU needs nesting parent HWPT to create nested HWPT */\n     VIOMMU_FLAG_WANT_NESTING_PARENT = BIT_ULL(0),\n     VIOMMU_FLAG_PASID_SUPPORTED = BIT_ULL(1),\n+    VIOMMU_FLAG_WANT_PASID_ATTACH = BIT_ULL(2),\n };\n \n /* Host IOMMU quirks. Extracted from host IOMMU capabilities */\ndiff --git a/include/hw/vfio/vfio-device.h b/include/hw/vfio/vfio-device.h\nindex 828a31c006..d6e522f8b8 100644\n--- a/include/hw/vfio/vfio-device.h\n+++ b/include/hw/vfio/vfio-device.h\n@@ -268,6 +268,7 @@ void vfio_device_prepare(VFIODevice *vbasedev, VFIOContainer *bcontainer,\n void vfio_device_unprepare(VFIODevice *vbasedev);\n \n bool vfio_device_get_viommu_flags_want_nesting(VFIODevice *vbasedev);\n+bool vfio_device_get_viommu_flags_want_pasid_attach(VFIODevice *vbasedev);\n bool vfio_device_get_host_iommu_quirk_bypass_ro(VFIODevice *vbasedev,\n                                                 uint32_t type, void *caps,\n                                                 uint32_t size);\ndiff --git a/hw/vfio/device.c b/hw/vfio/device.c\nindex 973fc35b59..bc1d37e776 100644\n--- a/hw/vfio/device.c\n+++ b/hw/vfio/device.c\n@@ -533,6 +533,17 @@ bool vfio_device_get_viommu_flags_want_nesting(VFIODevice *vbasedev)\n     return false;\n }\n \n+bool vfio_device_get_viommu_flags_want_pasid_attach(VFIODevice *vbasedev)\n+{\n+    VFIOPCIDevice *vdev = vfio_pci_from_vfio_device(vbasedev);\n+\n+    if (vdev) {\n+        return !!(pci_device_get_viommu_flags(PCI_DEVICE(vdev)) &\n+                  VIOMMU_FLAG_WANT_PASID_ATTACH);\n+    }\n+    return false;\n+}\n+\n bool vfio_device_get_host_iommu_quirk_bypass_ro(VFIODevice *vbasedev,\n                                                 uint32_t type, void *caps,\n                                                 uint32_t size)\ndiff --git a/hw/vfio/iommufd.c b/hw/vfio/iommufd.c\nindex ecabc33064..ead40b6617 100644\n--- a/hw/vfio/iommufd.c\n+++ b/hw/vfio/iommufd.c\n@@ -363,6 +363,7 @@ static bool iommufd_cdev_autodomains_get(VFIODevice *vbasedev,\n     VendorCaps caps;\n     VFIOIOASHwpt *hwpt;\n     uint32_t hwpt_id;\n+    uint8_t max_pasid_log2 = 0;\n     int ret;\n \n     /* Try to find a domain */\n@@ -408,7 +409,7 @@ static bool iommufd_cdev_autodomains_get(VFIODevice *vbasedev,\n      */\n     if (!iommufd_backend_get_device_info(vbasedev->iommufd, vbasedev->devid,\n                                          &type, &caps, sizeof(caps), &hw_caps,\n-                                         NULL, errp)) {\n+                                         &max_pasid_log2, errp)) {\n         return false;\n     }\n \n@@ -430,6 +431,11 @@ static bool iommufd_cdev_autodomains_get(VFIODevice *vbasedev,\n         }\n     }\n \n+    if (max_pasid_log2 &&\n+        vfio_device_get_viommu_flags_want_pasid_attach(vbasedev)) {\n+        flags |= IOMMU_HWPT_ALLOC_PASID;\n+    }\n+\n     if (cpr_is_incoming()) {\n         hwpt_id = vbasedev->cpr.hwpt_id;\n         goto skip_alloc;\n",
    "prefixes": [
        "v3",
        "03/14"
    ]
}