Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2219160/?format=api
{ "id": 2219160, "url": "http://patchwork.ozlabs.org/api/patches/2219160/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260402125234.1371897-4-max.chou@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260402125234.1371897-4-max.chou@sifive.com>", "list_archive_url": null, "date": "2026-04-02T12:52:28", "name": "[v6,3/9] target/riscv: rvv: Add new VTYPE CSR field - altfmt", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "978eb505bd9c7e26a8bd5453057100afab1f65de", "submitter": { "id": 86650, "url": "http://patchwork.ozlabs.org/api/people/86650/?format=api", "name": "Max Chou", "email": "max.chou@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260402125234.1371897-4-max.chou@sifive.com/mbox/", "series": [ { "id": 498485, "url": "http://patchwork.ozlabs.org/api/series/498485/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498485", "date": "2026-04-02T12:52:26", "name": "Add Zvfbfa extension support", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498485/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2219160/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2219160/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=aPt2qn2D;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmjxd6pgcz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 00:53:41 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8ILL-0008Tq-DL; Thu, 02 Apr 2026 09:44:19 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)\n id 1w8IL8-0005fW-W0\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 09:44:10 -0400", "from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)\n id 1w8HXZ-0008Nx-5y\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 08:52:55 -0400", "by mail-pj1-x102c.google.com with SMTP id\n 98e67ed59e1d1-35c238f1063so512664a91.1\n for <qemu-devel@nongnu.org>; Thu, 02 Apr 2026 05:52:49 -0700 (PDT)", "from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.\n [114.35.142.126]) by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35dd35364edsm2730032a91.0.2026.04.02.05.52.46\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 02 Apr 2026 05:52:48 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1775134368; x=1775739168; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=AMFr2FjbIltiKUqGzYVREKwK9/NwicfF881etftmddk=;\n b=aPt2qn2DCnt+P14hc9uizPamYiHU09cAaaAPhfZp+xJSTxmIS88jS8c0x4kF7XK5T9\n LhWyt+QQNqBsbuPg41y20mdkoPne1a6fBw+mq/mLMwdACQcPx1h4GQ10kjlbACHwYSyw\n E8Bo/cnYnrQcN9IRUoAn746um2ryPXYcMfbI8keh9t171dmPfozj00RHoZO4mYDgmviF\n 3D0SxPr0M+WUPvDnSxzpoStiu9GoIA35gucM2MT2iSjAksK/Y2hUaDET6tU9kz3JFV4I\n j6uCSuqC6QWqWH04Jhk4EcEIZjtj/G4vyW5ycHDmefrEQh7F5I1xN7z3BZpf1WvrVVGU\n fZ4w==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775134368; x=1775739168;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=AMFr2FjbIltiKUqGzYVREKwK9/NwicfF881etftmddk=;\n b=XWYZtvASlm6W+3nl+3iXGuqnbrJgnCO22T1CCR1XO9kcBArWYiofJOrQVn+bfko+Z9\n iqNE1DYhRaAlWAgf4CasUGZzRZUEVWsWdcNm1L7l1aRzlRkM/2ectuyzeuL4ILnp2qNe\n rK5x/VLbyjdq+fwXeLQ8Fio9mf1nGTOWdN1U3wZomtOjlWJZfn43Or/AF2WXZWgT040s\n KBPzjKcTiZhxornY0vpkSqRq0qLPL5kpftoIClLMAdEKm/xMIMq/rfdrVp3RxWP/o8Rk\n aSOOB8cSCmU4bL5BNAe30U3IvLxvqBPlAil7cGqcJH9/mmD3DRGhFqLWFuDqccEXTgrE\n Ojwg==", "X-Gm-Message-State": "AOJu0YyoFuY6Q7WoM9DDUwDkaPu4Zqc+pep60Cemlg1nsNwcUuiBzzZi\n 5QnP+EZw+Gjjd8jVOwTxK+mhearBmGKpoORKA7McsJEBeeY96ywL6YO+otTGF8vysMAxrwAYz4X\n 3NiYUMPw6wNIS1hx7R2z4/dZcr1P9xm/sW3we89EeXI2o9K4QTUBllaOP10KGCp5hgZVGq2WnpV\n b26KmzufxYopAgJ+AHwcsgOVlk01RW3r4Gizf8nt0=", "X-Gm-Gg": "AeBDiesIPzlpsow2BShErHCFXjbj9/NbwWykMc2C2DIzdsBQN0vJ4togpKk4P5qZENX\n HoP5Zk4Gt0DSS3macP+YY3mTgEuXI1e+iMJVu6rGaZ88yCz6DT8aIqwoUKgOfN77sNOfn//DLHJ\n N/8F4xuYmQoC4u7uZOSeTmlDEqztRYoS3Q2XqF0yNz8P/VGYFz+0/I6Ol1mueGSdeLBTL3XpWzj\n X0VqwhbFEXVzLsjCpbIC2GwdW14c04c6SGgw+EWKpMiMMTQ8z3hLJnBnQ0s/ERqpNObkrb/RkuD\n vkT5+RJ1ERatogvV4uJ0UfHJeJidDAfKUo+p8x3RC8ImTaaezNzKKgbWmtzau6JnIO1MgXo8C+o\n 4w04NSG8uBmID7JHww5+dcfvi5eEoqWeDBZdL3D1CGTlNaniTG+ybBTOw03a61eVyLmxDxJfSqv\n b3wJWiIMfQA+wOjGhucPWXl47ESw6epMf3Z9sQb7Rywh0H12KqblCGwciLjAjiv8GW6uiFazApi\n M/vuo06SGVczPpbXgUAhsuggPMzuVKukn3knw==", "X-Received": "by 2002:a17:90a:c110:b0:35b:9c97:3d18 with SMTP id\n 98e67ed59e1d1-35dc6eae327mr6826664a91.12.1775134368339;\n Thu, 02 Apr 2026 05:52:48 -0700 (PDT)", "From": "Max Chou <max.chou@sifive.com>", "To": "qemu-devel@nongnu.org,\n\tqemu-riscv@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Max Chou <max.chou@sifive.com>,\n Daniel Henrique Barboza <dbarboza@ventanamicro.com>,\n Nutty Liu <nutty.liu@hotmail.com>", "Subject": "[PATCH v6 3/9] target/riscv: rvv: Add new VTYPE CSR field - altfmt", "Date": "Thu, 2 Apr 2026 20:52:28 +0800", "Message-ID": "<20260402125234.1371897-4-max.chou@sifive.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260402125234.1371897-1-max.chou@sifive.com>", "References": "<20260402125234.1371897-1-max.chou@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::102c;\n envelope-from=max.chou@sifive.com; helo=mail-pj1-x102c.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "According to the Zvfbfa ISA spec v0.1, the vtype CSR adds a new field:\naltfmt for BF16 support.\nThis update changes the layout of the vtype CSR fields.\n\n- Removed VEDIV field (bits 8-9) since EDIV extension is not planned to\n be part of the base V extension\n- Added ALTFMT field at bit 8\n- Changed RESERVED field to start from bit 9 instead of bit 10\n\nWhen Zvfbfa is disabled, bits 8+ are treated as reserved (preserving\nexisting behavior for altfmt bit). When Zvfbfa is enabled, only bits 9+\nare reserved.\n\nReference:\n- https://github.com/riscvarchive/riscv-v-spec/blob/master/ediv.adoc\n\nReviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\nReviewed-by: Nutty Liu <nutty.liu@hotmail.com>\nReviewed-by: Alistair Francis <alistair.francis@wdc.com>\nSigned-off-by: Max Chou <max.chou@sifive.com>\n---\n target/riscv/cpu.h | 4 ++--\n target/riscv/vector_helper.c | 39 +++++++++++++++++++++++++++++++-----\n 2 files changed, 36 insertions(+), 7 deletions(-)", "diff": "diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h\nindex 35d1f6362c..962cc45073 100644\n--- a/target/riscv/cpu.h\n+++ b/target/riscv/cpu.h\n@@ -191,8 +191,8 @@ FIELD(VTYPE, VLMUL, 0, 3)\n FIELD(VTYPE, VSEW, 3, 3)\n FIELD(VTYPE, VTA, 6, 1)\n FIELD(VTYPE, VMA, 7, 1)\n-FIELD(VTYPE, VEDIV, 8, 2)\n-FIELD(VTYPE, RESERVED, 10, sizeof(target_ulong) * 8 - 11)\n+FIELD(VTYPE, ALTFMT, 8, 1)\n+FIELD(VTYPE, RESERVED, 9, sizeof(target_ulong) * 8 - 10)\n \n typedef struct PMUCTRState {\n /* Current value of a counter */\ndiff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c\nindex 83dd26314d..63ca6fe16b 100644\n--- a/target/riscv/vector_helper.c\n+++ b/target/riscv/vector_helper.c\n@@ -33,6 +33,22 @@\n #include \"vector_internals.h\"\n #include <math.h>\n \n+static target_ulong vtype_reserved(CPURISCVState *env, target_ulong vtype)\n+{\n+ int xlen = riscv_cpu_xlen(env);\n+ target_ulong reserved = 0;\n+\n+ if (riscv_cpu_cfg(env)->ext_zvfbfa) {\n+ reserved = vtype & MAKE_64BIT_MASK(R_VTYPE_RESERVED_SHIFT,\n+ xlen - 1 - R_VTYPE_RESERVED_SHIFT);\n+ } else {\n+ reserved = vtype & MAKE_64BIT_MASK(R_VTYPE_ALTFMT_SHIFT,\n+ xlen - 1 - R_VTYPE_ALTFMT_SHIFT);\n+ }\n+\n+ return reserved;\n+}\n+\n target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1,\n target_ulong s2, target_ulong x0)\n {\n@@ -41,12 +57,10 @@ target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1,\n uint64_t vlmul = FIELD_EX64(s2, VTYPE, VLMUL);\n uint8_t vsew = FIELD_EX64(s2, VTYPE, VSEW);\n uint16_t sew = 8 << vsew;\n- uint8_t ediv = FIELD_EX64(s2, VTYPE, VEDIV);\n+ uint8_t altfmt = FIELD_EX64(s2, VTYPE, ALTFMT);\n+ bool ill_altfmt = true;\n int xlen = riscv_cpu_xlen(env);\n bool vill = (s2 >> (xlen - 1)) & 0x1;\n- target_ulong reserved = s2 &\n- MAKE_64BIT_MASK(R_VTYPE_RESERVED_SHIFT,\n- xlen - 1 - R_VTYPE_RESERVED_SHIFT);\n uint16_t vlen = cpu->cfg.vlenb << 3;\n int8_t lmul;\n \n@@ -63,7 +77,22 @@ target_ulong HELPER(vsetvl)(CPURISCVState *env, target_ulong s1,\n }\n }\n \n- if ((sew > cpu->cfg.elen) || vill || (ediv != 0) || (reserved != 0)) {\n+ switch (vsew) {\n+ case MO_8:\n+ ill_altfmt &= !(cpu->cfg.ext_zvfbfa);\n+ break;\n+ case MO_16:\n+ ill_altfmt &= !(cpu->cfg.ext_zvfbfa);\n+ break;\n+ default:\n+ break;\n+ }\n+\n+ if (altfmt && ill_altfmt) {\n+ vill = true;\n+ }\n+\n+ if ((sew > cpu->cfg.elen) || vill || (vtype_reserved(env, s2) != 0)) {\n /* only set vill bit. */\n env->vill = 1;\n env->vtype = 0;\n", "prefixes": [ "v6", "3/9" ] }