Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2219050/?format=api
{ "id": 2219050, "url": "http://patchwork.ozlabs.org/api/patches/2219050/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/d3dc083b191097dd8f2adee473b328f1321d91a8.1775122853.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<d3dc083b191097dd8f2adee473b328f1321d91a8.1775122853.git.matheus.bernardino@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-02T10:47:28", "name": "[v2,11/16] target/hexagon: add v73 HVX IEEE bfloat16 insns", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "5cff9449613ce24748c0dbfc17d853e78a421cb2", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/d3dc083b191097dd8f2adee473b328f1321d91a8.1775122853.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 498468, "url": "http://patchwork.ozlabs.org/api/series/498468/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498468", "date": "2026-04-02T10:47:20", "name": "hexagon: add missing HVX float instructions", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/498468/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2219050/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2219050/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=ZHQb1KPT;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=hLI3iksS;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmdrR5FvDz1yGH\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 02 Apr 2026 21:48:55 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8FbS-0005UX-VM; Thu, 02 Apr 2026 06:48:47 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1w8Fan-0004kb-Dh\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 06:48:05 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1w8Fah-0007pG-LQ\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 06:48:01 -0400", "from pps.filterd (m0279866.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6326cHLh1966350\n for <qemu-devel@nongnu.org>; Thu, 2 Apr 2026 10:47:48 GMT", "from mail-dy1-f200.google.com (mail-dy1-f200.google.com\n [74.125.82.200])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d9b9h2pkw-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Thu, 02 Apr 2026 10:47:47 +0000 (GMT)", "by mail-dy1-f200.google.com with SMTP id\n 5a478bee46e88-2c4cfe08c9dso4683939eec.1\n for <qemu-devel@nongnu.org>; Thu, 02 Apr 2026 03:47:47 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ca7d00f5easm2004783eec.29.2026.04.02.03.47.45\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 02 Apr 2026 03:47:46 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=Z86RJd9yRDm\n 73chbLTrBdQ3pbt8HT4DpM1gyCHvPTUI=; b=ZHQb1KPTbECnGaanEBNGBXC3f01\n jFandQa8dXjS7MIGWX67RQmUd9NsmJdixJETD0GfTxmDeVhF2XiQO/Hit/tHOlG2\n lc66+DKfqRoPzpT39kHvUQaUBrBEaezLYpMqjBZUA1GcoUGl2uu1haE8ThJQ8b+v\n RJstM1IAtYaDPQ/MepnilNAXiUPu03uYJ7Bp8vndjICzCxv6tgpDz7fjkR6J539C\n V5kfQYuhGokS2ahGrvv3RI55jcKP/NIglNnP8vIG18IViZy4Su1hBodHnuReyltL\n GpzcvKb+SBP1TTNSj40264WmmRbOIQe8wE9nh+MOm7mr3VO4f5Xpf7Ff5kQ==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775126867; x=1775731667; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Z86RJd9yRDm73chbLTrBdQ3pbt8HT4DpM1gyCHvPTUI=;\n b=hLI3iksSNkBfnEpNGNLuWdpRGUhX3KK6y/Acgl9K7Qor+3Gs2yf/wSE893FOWoInoo\n tHZ/izbgrgnEwTkLD6tjK46pSsVkk1jlj2H0PF5Y7Ke31tfsC6Y/bN7AYf7jmgU9oQWF\n 2KBUDT1rpjWU5/w2c6SU+VqGdNKCUA47re6+3PIGr1IMIgLorVZrzNP5ie5zg2+CDhV4\n iJw/4YwLRc8qImO6PkTyxfM1hHM+LFJ8i34JC0nAlYms7QmcFLPT93KfJJu6a+Dltt8r\n 1cIn3OI+OwWDnyAOlsiIqOK9vrwgEeBEIHgKLeLv/iE8EBy1rhX51XfF+HdFNUQ8BDn4\n EjOg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775126867; x=1775731667;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=Z86RJd9yRDm73chbLTrBdQ3pbt8HT4DpM1gyCHvPTUI=;\n b=WTFCZPt32mg+3kr/t66dRKqEYkJq2lNEvg7fWMEm3aGf+jElRNIgJG0YVznpMJp3xp\n NA8cUolEyC4YyIxqflERJ+TaHePjhGO84wrjZL4RxaVFHZKLGo5Vhcop2ZmTqYuU1IH0\n TPVxXDmz7z0jO7YYFGtARn50Ob4W4fI2BoZYqa8eoF7Sor0t/eewUTLLnPUwukTU5SwP\n ih3IteFutfV10Sq2qOzcbu+0oe/rkSUs00N+A010QRNCdMqB6dNmhG8X4Io61/H7sPlB\n gSzsbo+6vH0IWdoBpaF8RGgeN6hpTeqAtJfjX9+XOjfRPMocLGA5fN0e31xxYJRT0iG9\n 7YFA==", "X-Gm-Message-State": "AOJu0YzPn45KmLp+aV/6VePgHezFK6hFZiKRuzCiXaQqGvsRSOqBr2mF\n dn5wREmRIZLdc3/J0nsVpUCzuqllXAhVflupu63SgxFgnkiC/Q7v8Jh1ufdiD0vrI3jTRMzl8nU\n d3Xl4N4RwoGK9txnIB7lRGjogyu3mDCGOVGHGnU0M0rY/DVhlThZze0MbcfP6gXE1hrUw", "X-Gm-Gg": "ATEYQzzV7QJEFqjVZYvjsp2s614Z5CSrevM5PPhDL06d+Wu+Tl5wxYYiI3lckCfPiGZ\n bdQFZf6omUo7FfTzpHo8l0RyWLZZ1MV8pt7HwiqtpxydAyNU99dKUhIqn3gsDWlteXE0apZ04DL\n yudn435EGBfr62XHttDT7WzbwfM7tFKaq8/dJp3DbnzOledsvf6ft5gW5Z6/F7oaWd21MvCycgu\n dVR4H6j9d+Z1fvoy/eQXXWtEtN9RtL81g+ARpgluIW6FQWFEuZzSNiMMtZq8nFTLAJyMkFoUgi8\n eexnBAWB/r5Xg8P8BH0ohdGvjX9o5FGibCytF65jmwawlvpF+O02FU59rCVMdActJDqWDq1NUfH\n wZPY4vf/hHNujzxo32V2W44Lo8egbGYQwZjV+tC33jq4CTmZ08RL1sJb04WaA5DZ3ieGN/K4kJ8\n IwCsbIIe49", "X-Received": [ "by 2002:a05:7300:fd0b:b0:2c1:14ca:7c86 with SMTP id\n 5a478bee46e88-2c932db3e06mr3601625eec.32.1775126867036;\n Thu, 02 Apr 2026 03:47:47 -0700 (PDT)", "by 2002:a05:7300:fd0b:b0:2c1:14ca:7c86 with SMTP id\n 5a478bee46e88-2c932db3e06mr3601605eec.32.1775126866527;\n Thu, 02 Apr 2026 03:47:46 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v2 11/16] target/hexagon: add v73 HVX IEEE bfloat16 insns", "Date": "Thu, 2 Apr 2026 03:47:28 -0700", "Message-Id": "\n <d3dc083b191097dd8f2adee473b328f1321d91a8.1775122853.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775122853.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775122853.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Authority-Analysis": "v=2.4 cv=TqLrRTXh c=1 sm=1 tr=0 ts=69ce4954 cx=c_pps\n a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8\n a=mMeFUOTstzKuDvyCm9AA:9 a=6Ab_bkdmUrQuMsNx7PHu:22", "X-Proofpoint-ORIG-GUID": "BTJGmrKy-wtWZ9NFhMDAmNN_F0EG28fP", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAyMDA5NyBTYWx0ZWRfXyCGXoNZUeZxO\n BA2hlR7Af2e2KM26udsSzhU9yW0tQOqTdIVoMQmSBpNACEI3wrfgHQdkif//I7DlzkNrGHd1oC6\n pxTya5aBuTTuFRFWua89muPlD4kuBHXD78lG14lRX0DmiUETr1sWdS89+gZSoYAz0W0JMm94nM9\n lmlvWavieaJLxC+JfpTJCx2WOvmbpoP1ZBkKKge/HknOPqvhSmPqiOrvxsML5IQ+fRY8QjqbwOE\n bTnr5YqbDsG8AkmVfXltV+vpxQOrgCrBiAm1XiopdtUgZW30Oyf+M36hiPrbW2aVU53rDl9zlk8\n hWBR+wt/irQT1VQPHn/YpaY/jb48i7prduuY26JqMRUfQqpv62Fcao9WpYWjtjGaF2e50uTHO9Z\n O6Xy7GD5BK++BpFA/dd1Yymm4v5/I02ltYAsNpD6uO6U8uz9qJuh1KB/6bBg1V6EUopuCEdhO6n\n gSdBb4PVq+8mrkc+D9A==", "X-Proofpoint-GUID": "BTJGmrKy-wtWZ9NFhMDAmNN_F0EG28fP", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-02_01,2026-04-02_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 lowpriorityscore=0 suspectscore=0 priorityscore=1501\n clxscore=1015 malwarescore=0 spamscore=0 adultscore=0 phishscore=0\n bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound\n adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001\n definitions=main-2604020097", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-7", "X-Spam_score": "-0.8", "X-Spam_bar": "/", "X-Spam_report": "(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=1, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Add HVX IEEE bfloat16 (bf16) instructions:\n\nArithmetic operations:\n- V6_vadd_sf_bf, V6_vsub_sf_bf: add/sub bf16 widening to sf output\n- V6_vmpy_sf_bf: multiply bf16 widening to sf output\n- V6_vmpy_sf_bf_acc: multiply-accumulate bf16 widening to sf output\n\nMin/Max operations:\n- V6_vmin_bf, V6_vmax_bf: bf16 min/max\n\nComparison operations:\n- V6_vgtbf: greater-than compare\n- V6_vgtbf_and, V6_vgtbf_or, V6_vgtbf_xor: predicate variants\n\nConversion operations:\n- V6_vcvt_bf_sf: convert sf to bf16\n\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n target/hexagon/mmvec/hvx_ieee_fp.h | 44 ++++++++++++++\n target/hexagon/mmvec/macros.h | 4 ++\n target/hexagon/mmvec/mmvec.h | 1 +\n target/hexagon/mmvec/hvx_ieee_fp.c | 4 ++\n target/hexagon/imported/mmvec/encode_ext.def | 15 +++++\n target/hexagon/imported/mmvec/ext.idef | 64 ++++++++++++++++++++\n 6 files changed, 132 insertions(+)", "diff": "diff --git a/target/hexagon/mmvec/hvx_ieee_fp.h b/target/hexagon/mmvec/hvx_ieee_fp.h\nindex b68d6db23e..0ca529b627 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.h\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.h\n@@ -81,4 +81,48 @@ int16_t conv_hf_h(int16_t a, float_status *fp_status);\n int32_t conv_w_sf(uint32_t a, float_status *fp_status);\n int16_t conv_h_hf(uint16_t a, float_status *fp_status);\n \n+/* IEEE BFloat instructions */\n+\n+#define fp_mult_sf_bf(A, B) \\\n+ fp_mult_sf_sf(bfloat16_to_float32(A, &env->hvx_fp_status), \\\n+ bfloat16_to_float32(B, &env->hvx_fp_status), \\\n+ &env->hvx_fp_status)\n+#define fp_add_sf_bf(A, B) \\\n+ fp_add_sf_sf(bfloat16_to_float32(A, &env->hvx_fp_status), \\\n+ bfloat16_to_float32(B, &env->hvx_fp_status), \\\n+ &env->hvx_fp_status)\n+#define fp_sub_sf_bf(A, B) \\\n+ fp_sub_sf_sf(bfloat16_to_float32(A, &env->hvx_fp_status), \\\n+ bfloat16_to_float32(B, &env->hvx_fp_status), \\\n+ &env->hvx_fp_status)\n+\n+uint32_t fp_mult_sf_bf_acc(uint16_t op1, uint16_t op2, uint32_t acc,\n+ float_status *fp_status);\n+\n+#define bf_to_sf(A, fp_status) bfloat16_to_float32(A, fp_status)\n+\n+static inline uint16_t sf_to_bf(int32_t A, float_status *fp_status)\n+{\n+ uint32_t rslt = A;\n+ if ((rslt & 0x1FFFF) == 0x08000) {\n+ /* do not round up if exactly .5 and even already */\n+ } else if ((rslt & 0x8000) == 0x8000) {\n+ rslt += 0x8000; /* rounding to nearest number */\n+ }\n+ rslt = float32_is_any_nan(A) ? FP32_DEF_NAN : rslt;\n+ return float32_to_bfloat16(rslt, fp_status);\n+}\n+\n+#define fp_min_bf(A, B) \\\n+ sf_to_bf(fp_min_sf(bf_to_sf(A, &env->hvx_fp_status), \\\n+ bf_to_sf(B, &env->hvx_fp_status), \\\n+ &env->hvx_fp_status), \\\n+ &env->hvx_fp_status);\n+\n+#define fp_max_bf(A, B) \\\n+ sf_to_bf(fp_max_sf(bf_to_sf(A, &env->hvx_fp_status), \\\n+ bf_to_sf(B, &env->hvx_fp_status), \\\n+ &env->hvx_fp_status), \\\n+ &env->hvx_fp_status);\n+\n #endif\ndiff --git a/target/hexagon/mmvec/macros.h b/target/hexagon/mmvec/macros.h\nindex 318d44efb7..4945a61194 100644\n--- a/target/hexagon/mmvec/macros.h\n+++ b/target/hexagon/mmvec/macros.h\n@@ -25,6 +25,9 @@\n #include \"accel/tcg/probe.h\"\n #include \"mmvec/hvx_ieee_fp.h\"\n \n+#define fBFLOAT()\n+#define fCVI_VX_NO_TMP_LD()\n+\n #ifndef QEMU_GENERATE\n #define VdV (*(MMVector *restrict)(VdV_void))\n #define VsV (*(MMVector *restrict)(VsV_void))\n@@ -358,5 +361,6 @@\n \n #define fCMPGT_SF(A, B) cmpgt_sf(A, B, &env->hvx_fp_status)\n #define fCMPGT_HF(A, B) cmpgt_hf(A, B, &env->hvx_fp_status)\n+#define fCMPGT_BF(A, B) fCMPGT_SF((uint32_t)(A) << 16, (uint32_t)(B) << 16)\n \n #endif\ndiff --git a/target/hexagon/mmvec/mmvec.h b/target/hexagon/mmvec/mmvec.h\nindex eaedfe0d6d..9d8d57c7c6 100644\n--- a/target/hexagon/mmvec/mmvec.h\n+++ b/target/hexagon/mmvec/mmvec.h\n@@ -40,6 +40,7 @@ typedef union {\n int8_t b[MAX_VEC_SIZE_BYTES / 1];\n int32_t sf[MAX_VEC_SIZE_BYTES / 4]; /* single float (32-bit) */\n int16_t hf[MAX_VEC_SIZE_BYTES / 2]; /* half float (16-bit) */\n+ uint16_t bf[MAX_VEC_SIZE_BYTES / 2]; /* bfloat16 */\n } MMVector;\n \n typedef union {\ndiff --git a/target/hexagon/mmvec/hvx_ieee_fp.c b/target/hexagon/mmvec/hvx_ieee_fp.c\nindex 131d8e5595..9e2cff2ef7 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.c\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.c\n@@ -269,3 +269,7 @@ uint16_t cmpgt_hf(uint16_t a1, uint16_t a2, float_status *fp_status)\n }\n return float16_compare(a1, a2, fp_status) == float_relation_greater;\n }\n+\n+DEF_FP_INSN_3(mult_sf_bf_acc, 32, 16, 16, 32,\n+ float32_muladd(bf_to_sf(f1, fp_status), bf_to_sf(f2, fp_status),\n+ f3, 0, fp_status))\ndiff --git a/target/hexagon/imported/mmvec/encode_ext.def b/target/hexagon/imported/mmvec/encode_ext.def\nindex 3572e4de4c..16f043b77d 100644\n--- a/target/hexagon/imported/mmvec/encode_ext.def\n+++ b/target/hexagon/imported/mmvec/encode_ext.def\n@@ -868,4 +868,19 @@ DEF_ENC(V6_vgthf_or,\"00011100100vvvvvPP1uuuuu001101xx\")\n DEF_ENC(V6_vgtsf_xor,\"00011100100vvvvvPP1uuuuu111010xx\")\n DEF_ENC(V6_vgthf_xor,\"00011100100vvvvvPP1uuuuu111011xx\")\n \n+/* BFLOAT instructions */\n+DEF_ENC(V6_vmpy_sf_bf,\"00011101010vvvvvPP1uuuuu100ddddd\")\n+DEF_ENC(V6_vmpy_sf_bf_acc,\"00011101000vvvvvPP1uuuuu000xxxxx\")\n+DEF_ENC(V6_vadd_sf_bf,\"00011101010vvvvvPP1uuuuu110ddddd\")\n+DEF_ENC(V6_vsub_sf_bf,\"00011101010vvvvvPP1uuuuu101ddddd\")\n+DEF_ENC(V6_vmax_bf,\"00011101010vvvvvPP1uuuuu111ddddd\")\n+DEF_ENC(V6_vmin_bf,\"00011101010vvvvvPP1uuuuu000ddddd\")\n+DEF_ENC(V6_vcvt_bf_sf,\"00011101010vvvvvPP1uuuuu011ddddd\")\n+\n+/* BFLOAT compare instructions */\n+DEF_ENC(V6_vgtbf,\"00011100100vvvvvPP1uuuuu011110dd\")\n+DEF_ENC(V6_vgtbf_and,\"00011100100vvvvvPP1uuuuu110100xx\")\n+DEF_ENC(V6_vgtbf_or,\"00011100100vvvvvPP1uuuuu001110xx\")\n+DEF_ENC(V6_vgtbf_xor,\"00011100100vvvvvPP1uuuuu111100xx\")\n+\n #endif /* NO MMVEC */\ndiff --git a/target/hexagon/imported/mmvec/ext.idef b/target/hexagon/imported/mmvec/ext.idef\nindex 6f01a9d48f..aaae2d90e1 100644\n--- a/target/hexagon/imported/mmvec/ext.idef\n+++ b/target/hexagon/imported/mmvec/ext.idef\n@@ -3155,6 +3155,15 @@ ITERATOR_INSN_SHIFT_SLOT_FLT(16, vconv_hf_h,\"Vd32.hf=Vu32.h\",\n } \\\n }\n \n+#define VCMPGT_BF(DEST, ASRC, ASRCOP, CMP, N, SRC, MASK, WIDTH) \\\n+{ \\\n+ fBFLOAT(); \\\n+ for (fHIDE(int) i = 0; i < fVBYTES(); i += WIDTH) { \\\n+ fHIDE(int) VAL = fCMPGT_BF(VuV.SRC[i/WIDTH],VvV.SRC[i/WIDTH]) ? MASK : 0; \\\n+ fSETQBITS(DEST,WIDTH,MASK,i,ASRC ASRCOP VAL); \\\n+ } \\\n+}\n+\n /* Vector SF compare */\n #define MMVEC_CMPGT_SF(TYPE,TYPE2,DESCR,N,MASK,WIDTH,SRC) \\\n EXTINSN(V6_vgt##TYPE##_and, \"Qx4&=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n@@ -3193,8 +3202,63 @@ ITERATOR_INSN_SHIFT_SLOT_FLT(16, vconv_hf_h,\"Vd32.hf=Vu32.h\",\n DESCR\" greater than\", \\\n VCMPGT_HF(QdV, , , \">\", N, SRC, MASK, WIDTH))\n \n+/* Vector BF compare */\n+#define MMVEC_CMPGT_BF(TYPE,TYPE2,DESCR,N,MASK,WIDTH,SRC) \\\n+ EXTINSN(V6_vgt##TYPE##_and, \"Qx4&=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\",\\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-and\", \\\n+ VCMPGT_BF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), &, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_xor, \"Qx4^=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-xor\", \\\n+ VCMPGT_BF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), ^, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_or, \"Qx4|=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-or\", \\\n+ VCMPGT_BF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), |, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE, \"Qd4=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than\", \\\n+ VCMPGT_BF(QdV, , , \">\", N, SRC, MASK, WIDTH))\n+\n MMVEC_CMPGT_SF(sf,\"sf\",\"Vector sf Compare \", fVELEM(32), 0xF, 4, sf)\n MMVEC_CMPGT_HF(hf,\"hf\",\"Vector hf Compare \", fVELEM(16), 0x3, 2, hf)\n+MMVEC_CMPGT_BF(bf,\"bf\",\"Vector bf Compare \", fVELEM(16), 0x3, 2, bf)\n+\n+/******************************************************************************\n+ BFloat arithmetic and max/min instructions\n+ ******************************************************************************/\n+\n+ITERATOR_INSN_IEEE_FP_DOUBLE_32(32, vadd_sf_bf,\n+ \"Vdd32.sf=vadd(Vu32.bf,Vv32.bf)\", \"Vector IEEE add: bf widen to sf\",\n+ VddV.v[0].sf[i] = fp_add_sf_bf(VuV.bf[2*i], VvV.bf[2*i]);\n+ VddV.v[1].sf[i] = fp_add_sf_bf(VuV.bf[2*i+1], VvV.bf[2*i+1]); fBFLOAT())\n+ITERATOR_INSN_IEEE_FP_DOUBLE_32(32, vsub_sf_bf,\n+ \"Vdd32.sf=vsub(Vu32.bf,Vv32.bf)\", \"Vector IEEE sub: bf widen to sf\",\n+ VddV.v[0].sf[i] = fp_sub_sf_bf(VuV.bf[2*i], VvV.bf[2*i]);\n+ VddV.v[1].sf[i] = fp_sub_sf_bf(VuV.bf[2*i+1], VvV.bf[2*i+1]); fBFLOAT())\n+ITERATOR_INSN_IEEE_FP_DOUBLE_32(32, vmpy_sf_bf,\n+ \"Vdd32.sf=vmpy(Vu32.bf,Vv32.bf)\", \"Vector IEEE mul: hf widen to sf\",\n+ VddV.v[0].sf[i] = fp_mult_sf_bf(VuV.bf[2*i], VvV.bf[2*i]);\n+ VddV.v[1].sf[i] = fp_mult_sf_bf(VuV.bf[2*i+1], VvV.bf[2*i+1]); fBFLOAT())\n+ITERATOR_INSN_IEEE_FP_DOUBLE_32(32, vmpy_sf_bf_acc,\n+ \"Vxx32.sf+=vmpy(Vu32.bf,Vv32.bf)\", \"Vector IEEE fma: hf widen to sf\",\n+ VxxV.v[0].sf[i] = fp_mult_sf_bf_acc(VuV.bf[2*i], VvV.bf[2*i],\n+ VxxV.v[0].sf[i], &env->hvx_fp_status);\n+ VxxV.v[1].sf[i] = fp_mult_sf_bf_acc(VuV.bf[2*i+1], VvV.bf[2*i+1],\n+ VxxV.v[1].sf[i], &env->hvx_fp_status);\n+ fCVI_VX_NO_TMP_LD(); fBFLOAT())\n+ITERATOR_INSN_IEEE_FP_16(32, vcvt_bf_sf,\n+ \"Vd32.bf=vcvt(Vu32.sf,Vv32.sf)\", \"Vector IEEE cvt: sf to bf\",\n+ VdV.bf[2*i] = sf_to_bf(VuV.sf[i], &env->hvx_fp_status);\n+ VdV.bf[2*i+1] = sf_to_bf(VvV.sf[i], &env->hvx_fp_status); fBFLOAT())\n+\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(16, vmax_bf, \"Vd32.bf=vmax(Vu32.bf,Vv32.bf)\",\n+ \"Vector IEEE max: bf\", VdV.bf[i] = fp_max_bf(VuV.bf[i], VvV.bf[i]);\n+ fBFLOAT())\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(16, vmin_bf, \"Vd32.bf=vmin(Vu32.bf,Vv32.bf)\",\n+ \"Vector IEEE max: bf\", VdV.bf[i] = fp_min_bf(VuV.bf[i], VvV.bf[i]);\n+ fBFLOAT())\n \n /******************************************************************************\n DEBUG Vector/Register Printing\n", "prefixes": [ "v2", "11/16" ] }