Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218721/?format=api
{ "id": 2218721, "url": "http://patchwork.ozlabs.org/api/patches/2218721/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401192057.1182724-2-pierrick.bouvier@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260401192057.1182724-2-pierrick.bouvier@linaro.org>", "list_archive_url": null, "date": "2026-04-01T19:20:46", "name": "[v6,01/12] include/tcg/tcg-op: extract memory operations to tcg-op-mem.h", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "c1b1dd5e6036f9fabb4d1d4acada93eb64651011", "submitter": { "id": 85798, "url": "http://patchwork.ozlabs.org/api/people/85798/?format=api", "name": "Pierrick Bouvier", "email": "pierrick.bouvier@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401192057.1182724-2-pierrick.bouvier@linaro.org/mbox/", "series": [ { "id": 498380, "url": "http://patchwork.ozlabs.org/api/series/498380/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498380", "date": "2026-04-01T19:20:56", "name": "target/arm: single-binary", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498380/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218721/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218721/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=m7UAQW6s;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmFHr42nHz1yFv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 02 Apr 2026 06:22:48 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8183-0006by-F2; Wed, 01 Apr 2026 15:21:27 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w817o-0006Tb-VJ\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 15:21:14 -0400", "from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w817j-0002yX-6I\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 15:21:10 -0400", "by mail-pj1-x1031.google.com with SMTP id\n 98e67ed59e1d1-35c2fe0d90fso38322a91.1\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 12:21:06 -0700 (PDT)", "from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35dbe41b11fsm5633113a91.0.2026.04.01.12.21.04\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 01 Apr 2026 12:21:05 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775071265; x=1775676065; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=m7UAQW6sJt3RijQfpmMgKZGEqdfP/KxnA/uY7R4JWnZucAPV8/im4qVzDpRvuyQe3g\n Wz0BBz4ym5+BrDDYwcoQ7PygYeK2iLehAN2Mfmjv9WV+nWHytK1WfpGPD68GEx5mYIzW\n 0ctnRaH/JKo1atB2F/5ALJWGv2ntH5t1+r36IBwnq788cgO5tipi5EN9fU5+1P8ziois\n HfuQ7yQLMk8NeJRKzu4V3YtVn5xGlsFlbZVdAYzDC0IhKfLDxbjjMJazxrUIlGxmVLyV\n mdqV3Sy94WpO47JuE4t1DcFnmc6wFfbu0605dA6SQeTIxqdmzm1awKjTNpre9E2f3I/P\n uOPg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775071265; x=1775676065;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=zw7oDmqglvqKl8+MyBKQqhDwyqmly7OMJWrGEtetrjU=;\n b=j5AkHSAecZxZLLMHzd2/J/F/p7+3XFPUOo1Rg6L55ydlCaHA72r9Jem7UXLagEm2Ph\n e4VXA3LhgnxmbJ8a1tmjCgEZxY/VV3W984Inxy9h1uKFU2UjJU03UNiAM9/loqHeHtGX\n K0tZxwGYCYgk+ws2dwuMyJZVXCGJiFz7xwaHnAsOvk+mZtfCjBAOHDM4+IPaOUW5uLdt\n qQV38xQKUaKaVEVcAQBbQ0T7lmrhe02aXLUEsvCKJlBeZ6ZbFOBXxrxGsm+iMpyuEpyV\n jlCVr/jHthBlHPg2LAjfgbbDOxYFqBoFBA+M7HTKYS4BQb74yedz3o/IAozAn4orxIGs\n AinQ==", "X-Gm-Message-State": "AOJu0YyiOtv+LgfFMDKoGZWySBDOpepFX3lEzrLQ6G8XNRqv79M7zqkN\n WFVhDR9NaC2nKqHxKih669uh3Uo0S3tA+OiMnCNGl/jwUVW6QJfbooM78xyOMl8gVlOFpnwXnau\n zEqSJbVKpsg==", "X-Gm-Gg": "ATEYQzyMHA02BE+z6P/IYcMZ1rIowXaseu0MCd9pkPHAp8lIht4yrtzpzEMrOlSbo4p\n 6yJGJK12RU2bNs5QFVPiv9ZDIQybOAB8adceRgWoArp1O2QrtpSAmpEqch24YKIjyi53Y1IZN0H\n UkowmYQBKpn8Kj+5RuG8kGpFXJ9wkDB9Uw7jEYej2UdezpW4XwVVz0Ktlriwt1AMPRWb7Dwqutk\n KxPIIIa3ieeaIIKCVePgbz15X6kGXgFakz2E6jwPMDnfh49ls4oXdWgudvJXWN8dLGIk7VzsaVN\n C9eM0bmrsiaoI/LCa+ZksfjWupNRfPWuFn4ympDot+qxQusSekN7NAICynOjmIMfyXlBwP6zkPU\n A5yCrkqKSjE+G9eJyw3a0hs9xBSBM5SKVS0YG1IUrqnEsL8crbd60DMV7YToa6smkwFjmDpwLKH\n ZVDvtKKCHO5vxscqAurYqS8uGRJvpEHwDWbSLAmh07WaUj7YirNf2Ci+B+utFAjNgv7P+4CmL3P\n coW", "X-Received": "by 2002:a17:90b:1dc7:b0:35c:30a8:32a with SMTP id\n 98e67ed59e1d1-35dd4024f2emr497386a91.9.1775071265443;\n Wed, 01 Apr 2026 12:21:05 -0700 (PDT)", "From": "Pierrick Bouvier <pierrick.bouvier@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,\n jim.macarthur@linaro.org, Richard Henderson <richard.henderson@linaro.org>,\n philmd@linaro.org, Paolo Bonzini <pbonzini@redhat.com>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>", "Subject": "[PATCH v6 01/12] include/tcg/tcg-op: extract memory operations to\n tcg-op-mem.h", "Date": "Wed, 1 Apr 2026 12:20:46 -0700", "Message-ID": "<20260401192057.1182724-2-pierrick.bouvier@linaro.org>", "X-Mailer": "git-send-email 2.47.3", "In-Reply-To": "<20260401192057.1182724-1-pierrick.bouvier@linaro.org>", "References": "<20260401192057.1182724-1-pierrick.bouvier@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::1031;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pj1-x1031.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This new header defines a new type for target virtual address,\nindependent from TCGv and is parameterized by a new define\nTCG_ADDRESS_BITS (name was suggested by Paolo instead of\nTARGET_ADDRESS_BITS).\n\nBy default, tcg-op.h include set this define to TARGET_LONG_BITS, but\nit's also possible to include only tcg-op-common.h and tcg-op-mem.h and\nset TCG_ADDRESS_BITS manually, which is what next commits will do.\n\nWe preserve existing MIT license when extracting this new header.\n\nImplemented from:\nhttps://lore.kernel.org/qemu-devel/a68321f0-3d54-4909-864c-9793cda05b2a@linaro.org/\n\nSuggested-by: Richard Henderson <richard.henderson@linaro.org>\nReviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nTested-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n---\n include/tcg/tcg-op-mem.h | 126 +++++++++++++++++++++++++++++++++++++++\n include/tcg/tcg-op.h | 100 +------------------------------\n 2 files changed, 129 insertions(+), 97 deletions(-)\n create mode 100644 include/tcg/tcg-op-mem.h", "diff": "diff --git a/include/tcg/tcg-op-mem.h b/include/tcg/tcg-op-mem.h\nnew file mode 100644\nindex 00000000000..36931d1dd57\n--- /dev/null\n+++ b/include/tcg/tcg-op-mem.h\n@@ -0,0 +1,126 @@\n+/* SPDX-License-Identifier: MIT */\n+/*\n+ * Target dependent memory related functions.\n+ *\n+ * Copyright (c) 2008 Fabrice Bellard\n+ */\n+\n+#ifndef TCG_TCG_OP_MEM_H\n+#define TCG_TCG_OP_MEM_H\n+\n+#ifndef TCG_ADDRESS_BITS\n+#error TCG_ADDRESS_BITS must be defined\n+#endif\n+\n+#if TCG_ADDRESS_BITS == 32\n+typedef TCGv_i32 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I32\n+#define tcgv_va_temp tcgv_i32_temp\n+#define tcgv_va_temp_new tcg_temp_new_i32\n+#elif TCG_ADDRESS_BITS == 64\n+typedef TCGv_i64 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I64\n+#define tcgv_va_temp tcgv_i64_temp\n+#define tcgv_va_temp_new tcg_temp_new_i64\n+#else\n+#error\n+#endif\n+\n+static inline void\n+tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+#define DEF_ATOMIC2(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S v, \\\n+ TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), v, i, m, TCG_TYPE_VA); }\n+\n+#define DEF_ATOMIC3(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S o, \\\n+ TCGv_##S n, TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), o, n, i, m, TCG_TYPE_VA); }\n+\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n+\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n+\n+#undef DEF_ATOMIC2\n+#undef DEF_ATOMIC3\n+\n+#endif /* TCG_TCG_OP_MEM_H */\ndiff --git a/include/tcg/tcg-op.h b/include/tcg/tcg-op.h\nindex 7024be938e6..96a5af1a298 100644\n--- a/include/tcg/tcg-op.h\n+++ b/include/tcg/tcg-op.h\n@@ -16,6 +16,9 @@\n #error must include QEMU headers\n #endif\n \n+#define TCG_ADDRESS_BITS TARGET_LONG_BITS\n+#include \"tcg/tcg-op-mem.h\"\n+\n #if TARGET_LONG_BITS == 32\n # define TCG_TYPE_TL TCG_TYPE_I32\n #elif TARGET_LONG_BITS == 64\n@@ -46,103 +49,6 @@ typedef TCGv_i64 TCGv;\n #error Unhandled TARGET_LONG_BITS value\n #endif\n \n-static inline void\n-tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-#define DEF_ATOMIC2(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S v, \\\n- TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), v, i, m, TCG_TYPE_TL); }\n-\n-#define DEF_ATOMIC3(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S o, \\\n- TCGv_##S n, TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), o, n, i, m, TCG_TYPE_TL); }\n-\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n-\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n-\n-#undef DEF_ATOMIC2\n-#undef DEF_ATOMIC3\n-\n #if TARGET_LONG_BITS == 64\n #define tcg_gen_movi_tl tcg_gen_movi_i64\n #define tcg_gen_mov_tl tcg_gen_mov_i64\n", "prefixes": [ "v6", "01/12" ] }