Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218650/?format=api
{ "id": 2218650, "url": "http://patchwork.ozlabs.org/api/patches/2218650/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401152657.314902-2-brian.cain@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260401152657.314902-2-brian.cain@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-01T15:26:21", "name": "[v6,01/37] docs: Add hexagon sysemu docs", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "146bcfe2ad060764fbc31308645151ace6a33255", "submitter": { "id": 89839, "url": "http://patchwork.ozlabs.org/api/people/89839/?format=api", "name": "Brian Cain", "email": "brian.cain@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401152657.314902-2-brian.cain@oss.qualcomm.com/mbox/", "series": [ { "id": 498350, "url": "http://patchwork.ozlabs.org/api/series/498350/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498350", "date": "2026-04-01T15:26:45", "name": "Hexagon system emulation - Part 1/3", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498350/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218650/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218650/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=Ycsbzq2V;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=BXwkdmlG;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fm8DJ6mKCz1yCp\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 02 Apr 2026 02:34:24 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w7xZV-0003up-Ul; Wed, 01 Apr 2026 11:33:34 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xZR-0003oN-Ub\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:33:30 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xZP-0000vW-CF\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:33:29 -0400", "from pps.filterd (m0279865.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 631C4ug32398531\n for <qemu-devel@nongnu.org>; Wed, 1 Apr 2026 15:33:25 GMT", "from mail-vs1-f71.google.com (mail-vs1-f71.google.com\n [209.85.217.71])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d9324gxye-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 15:33:25 +0000 (GMT)", "by mail-vs1-f71.google.com with SMTP id\n ada2fe7eead31-60580db2539so203808137.1\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 08:33:25 -0700 (PDT)", "from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ca78df3b84sm38491eec.5.2026.04.01.08.27.46\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 01 Apr 2026 08:27:46 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:content-type:date:from:in-reply-to\n :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n Qg9kBLwTYVdPB/nS+Fb99qJuiK9fYUX9CXzjgnkonsA=; b=Ycsbzq2VXloACF9U\n leOWri5evBmj//tTI4a618OSuAiIc+MpmjeoQrsKZD0QXy6nbVfMxFSpG2l9O9iM\n IBNJrEXUDspftv4JrSGzq8StraYwQxc8ospQxWfHK+ls6jCl7MBkFc80JNfSsvWC\n HDUB9+vMM4adDkI5XcovI8ZT578VPUNB6QwZBkIlXh3ERzWt3YZ0gnHDWvi4K6Ig\n OnwcM/dp68V3A3GHX4OueJq+h//IwmipsyvYN+G4IuCqRGywnqz7A90dphh6y9D7\n ilDX2bdtOKnvAcGSJNOkIB06VRacGS1/SxtMyql583WEEr7Zx4PUL/QVO+yvOcWa\n A4W2ng==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775057604; x=1775662404; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Qg9kBLwTYVdPB/nS+Fb99qJuiK9fYUX9CXzjgnkonsA=;\n b=BXwkdmlGP0KQLZKZ+FDWs0mRKrzzXA88IHYVLopbYL/5RuHVysGkAxjAuM6wH2e4qs\n 55y8aF6heG/rLl/oS5zsmpebtL++xwvV8EhuJp51HKzGM7vB/+pdVyKjagUxZhMdMS+q\n uJYYm/vNMnpLAv6CWnbAXIWtlsFnO9XbTak9pg3cBzNUMkNG+QOdIZg+rG/zAbHLv0u7\n qftv/LcA7pPmZqXnk768l2gtCqZwJepZa8SsXMH8x0lxqmJTUBYQWjrBNgAYnrRd84AZ\n SI4B4kZB6jLizOv8VUfeuNkHvJ0B1FwPsqcUP0ktko2xmctkg701VYUYHfx0LMWXxNXr\n msoA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775057604; x=1775662404;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=Qg9kBLwTYVdPB/nS+Fb99qJuiK9fYUX9CXzjgnkonsA=;\n b=JWRdPQlZgsw0BgV3WLDa1rBOJj6m2aDgndYDUPafXMyXt5UoFNWulzxPjqb2li8ldf\n ATQUGMYHWmoKKjEi0WNm4aNtebPAm4P2v4xzQY5TEPR+ORjupoN176QbymGkgicF9bL0\n ScZ/dnoUvM1twOYoZO/5X6AMaox8stxNhI/zndUH5IyuAZHk81pbFp4g++gmC9823rx0\n jlzwBX2VzEA3kFqNAsJcLwW0C69H2zwADD4xnlS8nNZ0QHkVms+LnN2DRWNTWa0O7Xjq\n 7DTrJRW0id4R88inBRzEq3T4SgiqMAxxnldvHdIV1Jtsns9fqMRZme81lkXJYg1Umx9O\n +d+Q==", "X-Gm-Message-State": "AOJu0YzOlJL8XAtUUf4dJ2cyeUc12uoSBvP0vgXfdWb4tocduwEI5qqY\n xnQEhVFv7cuDS+0SsShhK1UGyZ6HnhyA9fL9F0isIlsMiDosDaaoxny8+DHCBB/qofFQ12aK54m\n WqBs3vIyPGuAeD2RciNWYbGiVTGqdlcONrAUwYBRKwc9NI9Win+JR4wGB0vzBgf8B3Q==", "X-Gm-Gg": "ATEYQzxR0lsXMcCgFMOopNRV4/DMAY+I2bydajh3Nc10V1BbnACSJFFmG414KCpL8lZ\n tT5zUm4MizweYo3Ah4bMECOW7wxBQ0u1SeBPfDnRMGD1Qw4ockMIHbBC+v2J0tKOijz2qszk2Uq\n KZp5vNkVqmfMw9pAj4K3A+CW/eIDkAWF1fWHsG0CbvqYcEY7V0E6CUOiyzH/IOAQcjjR7lxR2iL\n 75cyHca+AHr34yjCVHT9CD6rpIya8AmF5xaL5jqh4mkF/JCbs0PDQta446VId12o0iDhvFO+aOS\n ihi8ML+CjtBSDejmjnaBgzilFhDVd/zCQJRgf82yL1rt8ZtDXsEVX3kMQbCexTIcfBjVXv6537Z\n gZJD9hZmNtVvoO8ZUZqyxoAmmqQLxOO5H3u8u0K3vqMx77nf3fHK4/15GDZV+DmbTxexNBQ==", "X-Received": [ "by 2002:a05:7301:7c01:b0:2be:b20a:9b69 with SMTP id\n 5a478bee46e88-2c7bcb2ef8bmr3454922eec.12.1775057267394;\n Wed, 01 Apr 2026 08:27:47 -0700 (PDT)", "by 2002:a05:7301:7c01:b0:2be:b20a:9b69 with SMTP id\n 5a478bee46e88-2c7bcb2ef8bmr3454898eec.12.1775057266726;\n Wed, 01 Apr 2026 08:27:46 -0700 (PDT)" ], "From": "Brian Cain <brian.cain@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "brian.cain@oss.qualcomm.com, philmd@linaro.org, ltaylorsimpson@gmail.com,\n matheus.bernardino@oss.qualcomm.com, marco.liebel@oss.qualcomm.com,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com, ale@rev.ng,\n anjo@rev.ng, Brian Cain <bcain@quicinc.com>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>", "Subject": "[PATCH v6 01/37] docs: Add hexagon sysemu docs", "Date": "Wed, 1 Apr 2026 08:26:21 -0700", "Message-Id": "<20260401152657.314902-2-brian.cain@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "References": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "X-Proofpoint-GUID": "IY4LoDx4SN3AD6-5Xzhmres5R24ElwMG", "X-Authority-Analysis": "v=2.4 cv=TKBIilla c=1 sm=1 tr=0 ts=69cd3ac5 cx=c_pps\n a=P2rfLEam3zuxRRdjJWA2cw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22\n a=NEAV23lmAAAA:8 a=COk6AnOGAAAA:8 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8\n a=fXLLft-zuLPsu7fQao0A:9 a=QEXdDO2ut3YA:10 a=ODZdjJIeia2B_SHc_B0f:22\n a=TjNXssC_j7lpFel5tvFf:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAxMDE0NSBTYWx0ZWRfXwOiD702z+04U\n 8IEcCKp5JnXCZeTxvf8OEYrlEp5V6gGyrYwDkR1EbHjAuRmyRmrE4yP4WrYTmmSV6sk/bDcs/Jc\n WkVZCWwZwKZCAqRYVhwLcnk7Vqgd/6rSo7y7a3s44Yb6AN/+rF6cjYy3U+jfeMSOXxftRKKRmKs\n pH51WiILF6SOlt77oDw85iLXQFZySei8jt363T43zq3gIymMIV33/Ad3qpfWX0Tyx3Y6sF5WXdC\n HafoJrKO6M9SSDf5TB4L5JFLFQ19ldeSxsvU0AtqHAGi0/mrDsThf2naFnXlm5zjFUOdb9AQZxA\n Qae92PXvsZbPf2pcU9jBFBUfs90RWLO+UhterZhPVXKaJ2VjDZL+ImxFvsyu4RB7bjq71AbVOPr\n Dh/ElAxTPh07tbHW1HYf9mi7AaGcxl3k+k3t5cX1cv9yTtP/6wXAGo1Dcwx8z+Hob8bvUEnAW8m\n y/G2EKnmn3HAEpYJeSg==", "X-Proofpoint-ORIG-GUID": "IY4LoDx4SN3AD6-5Xzhmres5R24ElwMG", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-01_04,2026-04-01_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n clxscore=1015 adultscore=0 spamscore=0 priorityscore=1501 impostorscore=0\n malwarescore=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 phishscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010145", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=brian.cain@oss.qualcomm.com; helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-7", "X-Spam_score": "-0.8", "X-Spam_bar": "/", "X-Spam_report": "(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=1, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Brian Cain <bcain@quicinc.com>\n\nReviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>\nSigned-off-by: Brian Cain <brian.cain@oss.qualcomm.com>\n---\n MAINTAINERS | 3 +\n docs/devel/hexagon-sys.rst | 112 +++++++++++++++++++++++++++++++++\n docs/devel/index-internals.rst | 1 +\n docs/system/hexagon/cdsp.rst | 12 ++++\n docs/system/target-hexagon.rst | 102 ++++++++++++++++++++++++++++++\n docs/system/targets.rst | 1 +\n 6 files changed, 231 insertions(+)\n create mode 100644 docs/devel/hexagon-sys.rst\n create mode 100644 docs/system/hexagon/cdsp.rst\n create mode 100644 docs/system/target-hexagon.rst", "diff": "diff --git a/MAINTAINERS b/MAINTAINERS\nindex ad215eced84..4055fbe3c21 100644\n--- a/MAINTAINERS\n+++ b/MAINTAINERS\n@@ -254,6 +254,9 @@ F: disas/hexagon.c\n F: configs/targets/hexagon-linux-user/default.mak\n F: docker/dockerfiles/debian-hexagon-cross.docker\n F: gdbstub/gdb-xml/hexagon*.xml\n+F: docs/system/target-hexagon.rst\n+F: docs/system/hexagon/\n+F: docs/devel/hexagon-sys.rst\n T: git https://github.com/quic/qemu.git hex-next\n \n Hexagon idef-parser\ndiff --git a/docs/devel/hexagon-sys.rst b/docs/devel/hexagon-sys.rst\nnew file mode 100644\nindex 00000000000..92ebc32dce8\n--- /dev/null\n+++ b/docs/devel/hexagon-sys.rst\n@@ -0,0 +1,112 @@\n+.. SPDX-License-Identifier: GPL-2.0-or-later\n+\n+.. _Hexagon-System-arch:\n+\n+Hexagon System Architecture\n+===========================\n+\n+The hexagon architecture has some unique elements which are described here.\n+\n+Interrupts\n+----------\n+When interrupts arrive at a Hexagon DSP core, they are priority-steered to\n+be handled by an eligible hardware thread with the lowest priority.\n+\n+Memory\n+------\n+Each hardware thread has an ``SSR.ASID`` field that contains its Address\n+Space Identifier. This value is catenated with a 32-bit virtual address -\n+the MMU can then resolve this extended virtual address to a physical address.\n+\n+TLBs\n+----\n+The format of a TLB entry is shown below.\n+\n+.. note::\n+ The Small Core DSPs have a different TLB format which is not yet\n+ supported.\n+\n+.. admonition:: Diagram\n+\n+ .. code:: text\n+\n+ 6 5 4 3\n+ 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2\n+ +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n+ |v|g|x|A|A| | |\n+ |a|l|P|1|0| ASID | Virtual Page |\n+ |l|b| | | | | |\n+ +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n+\n+ 3 2 1 0\n+ 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0\n+ +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n+ | | | | | | | |\n+ |x|w|r|u|Cacheab| Physical Page |S|\n+ | | | | | | | |\n+ +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n+\n+\n+* ASID: the address-space identifier\n+* A1, A0: the behavior of these cache line attributes are not modeled by QEMU.\n+* xP: the extra-physical bit is the most significant physical address bit.\n+* S: the S bit and the LSBs of the physical page indicate the page size\n+* val: this is the 'valid' bit, when set it indicates that page matching\n+ should consider this entry.\n+\n+.. list-table:: Page sizes\n+ :widths: 25 25 50\n+ :header-rows: 1\n+\n+ * - S-bit\n+ - Phys page LSBs\n+ - Page size\n+ * - 1\n+ - N/A\n+ - 4kb\n+ * - 0\n+ - 0b1\n+ - 16kb\n+ * - 0\n+ - 0b10\n+ - 64kb\n+ * - 0\n+ - 0b100\n+ - 256kb\n+ * - 0\n+ - 0b1000\n+ - 1MB\n+ * - 0\n+ - 0b10000\n+ - 4MB\n+ * - 0\n+ - 0b100000\n+ - 16MB\n+\n+* glb: if the global bit is set, the ASID is not considered when matching\n+ TLBs.\n+* Cacheab: the cacheability attributes of TLBs are not modeled, these bits\n+ are ignored.\n+* RWX: read-, write-, execute-, enable bits. Indicates if user programs\n+ are permitted to read/write/execute the given page.\n+* U: indicates if user programs can access this page.\n+\n+Scheduler\n+---------\n+The Hexagon system architecture has a feature to assist the guest OS\n+task scheduler. The guest OS can enable this feature by setting\n+``SCHEDCFG.EN``. The ``BESTWAIT`` register is programmed by the guest OS\n+to indicate the priority of the highest priority task waiting to run on a\n+hardware thread. The reschedule interrupt is triggered when any hardware\n+thread's priority in ``STID.PRIO`` is worse than the ``BESTWAIT``. When\n+it is triggered, the ``BESTWAIT.PRIO`` value is reset to 0x1ff.\n+\n+HVX Coprocessor\n+---------------\n+The Supervisor Status Register field ``SSR.XA`` binds a DSP hardware thread\n+to one of the eight possible HVX contexts. The guest OS is responsible for\n+managing this resource.\n+\n+.. seealso::\n+\n+ ``target/hexagon/README`` in the QEMU source tree for more info about Hexagon.\ndiff --git a/docs/devel/index-internals.rst b/docs/devel/index-internals.rst\nindex 7a0678cbdd3..0471db80645 100644\n--- a/docs/devel/index-internals.rst\n+++ b/docs/devel/index-internals.rst\n@@ -14,6 +14,7 @@ Details about QEMU's various subsystems including how to add features to them.\n block-coroutine-wrapper\n clocks\n ebpf_rss\n+ hexagon-sys\n migration/index\n multi-process\n reset\ndiff --git a/docs/system/hexagon/cdsp.rst b/docs/system/hexagon/cdsp.rst\nnew file mode 100644\nindex 00000000000..237529273cb\n--- /dev/null\n+++ b/docs/system/hexagon/cdsp.rst\n@@ -0,0 +1,12 @@\n+.. SPDX-License-Identifier: GPL-2.0-or-later\n+\n+Compute DSP\n+===========\n+\n+A Hexagon CDSP is designed as a computation offload device for an SoC. The\n+``V66G_1024`` machine contains:\n+\n+* L2VIC interrupt controller\n+* QTimer timer device\n+\n+This machine will support any Hexagon CPU, but will default to ``v66``.\ndiff --git a/docs/system/target-hexagon.rst b/docs/system/target-hexagon.rst\nnew file mode 100644\nindex 00000000000..5f7084a6a08\n--- /dev/null\n+++ b/docs/system/target-hexagon.rst\n@@ -0,0 +1,102 @@\n+.. SPDX-License-Identifier: GPL-2.0-or-later\n+\n+.. _Hexagon-System-emulator:\n+\n+Hexagon System emulator\n+-----------------------\n+\n+Use the ``qemu-system-hexagon`` executable to simulate a 32-bit Hexagon\n+machine.\n+\n+Hexagon Machines\n+================\n+\n+Hexagon DSPs are suited to various functions and generally appear in a\n+\"DSP subsystem\" of a larger system-on-chip (SoC).\n+\n+Hexagon DSPs are often included in a subsystem that looks like the diagram\n+below. Instructions are loaded into DDR before the DSP is brought out of\n+reset and the first instructions are fetched from DDR via the EVB/reset vector.\n+\n+In a real system, a TBU/SMMU would normally arbitrate AXI accesses but\n+we don't have a need to model that for QEMU.\n+\n+Hexagon DSP cores use simultaneous multithreading (SMT) with as many as 8\n+hardware threads.\n+\n+.. admonition:: Diagram\n+\n+ .. code:: text\n+\n+ AHB (local) bus AXI (global) bus\n+ │ │\n+ │ │\n+ ┌─────────┐ │ ┌─────────────────┐ │\n+ │ L2VIC ├──┤ │ │ │\n+ │ ├──┼───────► ├───────┤\n+ └─────▲───┘ │ │ Hexagon DSP │ │\n+ │ │ │ │ │ ┌─────┐\n+ │ │ │ N threads │ │ │ DDR │\n+ │ ├───────┤ │ │ │ │\n+ ┌────┴──┐ │ │ │ ├────────┤ │\n+ │QTimer ├───┤ │ │ │ │ │\n+ │ │ │ │ │ │ │ │\n+ └───────┘ │ │ ┌─────────┐ │ │ │ │\n+ │ │ ┌─────────┐│ │ │ │ │\n+ ┌───────┐ │ │ │ HVX xM ││ │ │ │ │\n+ │QDSP6SS├───┤ │ │ │┘ │ │ │ │\n+ └───────┘ │ │ └─────────┘ │ │ └─────┘\n+ │ │ │ │\n+ ┌───────┐ │ └─────────────────┘ │\n+ │ CSR ├───┤\n+ └───────┘ │ ┌──────┐ ┌───────────┐\n+ │ │ TCM │ │ VTCM │\n+ │ │ │ │\n+ └──────┘ │ │\n+ │ │\n+ │ │\n+ │ │\n+ └───────────┘\n+\n+Components\n+----------\n+Other than l2vic and HVX, the components below are not implemented in QEMU.\n+\n+* L2VIC: the L2 vectored interrupt controller. Supports 1024 input\n+ interrupts, edge- or level-triggered. The core ISA has system registers\n+ ``VID``, ``VID1`` which read through to the L2VIC device.\n+* QTimer: ARMSSE-based programmable timer device. Its interrupts are\n+ wired to the L2VIC. System registers ``TIMER``, ``UTIMER`` read\n+ through to the QTimer device.\n+* QDSP6SS: DSP subsystem features, accessible to the entire SoC, including\n+ DSP NMI, watchdog, reset, etc.\n+* CSR: Configuration/Status Registers.\n+* TCM: DSP-exclusive tightly-coupled memory. This memory can be used for\n+ DSPs when isolated from DDR and in some bootstrapping modes.\n+* VTCM: DSP-exclusive vector tightly-coupled memory. This memory is accessed\n+ by some HVX instructions.\n+* HVX: the vector coprocessor supports 64 and 128-byte vector registers.\n+ 64-byte mode is not implemented in QEMU.\n+\n+\n+Bootstrapping\n+-------------\n+Hexagon systems do not generally have access to a block device. So, for\n+QEMU the typical use case involves loading a binary or ELF file into memory\n+and executing from the indicated start address::\n+\n+ $ qemu-system-hexagon -kernel ./prog -append 'arg1 arg2'\n+\n+Semihosting\n+-----------\n+Hexagon supports a semihosting interface similar to other architectures'.\n+The ``trap0`` instruction can activate these semihosting calls so that the\n+guest software can access the host console and filesystem. Semihosting\n+is not yet implemented in QEMU hexagon.\n+\n+\n+Hexagon Features\n+================\n+.. toctree::\n+ hexagon/cdsp\n+\ndiff --git a/docs/system/targets.rst b/docs/system/targets.rst\nindex 5b12858b216..5ebdd0f7fea 100644\n--- a/docs/system/targets.rst\n+++ b/docs/system/targets.rst\n@@ -30,3 +30,4 @@ Contents:\n target-sparc64\n target-i386\n target-xtensa\n+ target-hexagon\n", "prefixes": [ "v6", "01/37" ] }