Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218637/?format=api
{ "id": 2218637, "url": "http://patchwork.ozlabs.org/api/patches/2218637/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401152657.314902-16-brian.cain@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260401152657.314902-16-brian.cain@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-01T15:26:35", "name": "[v6,15/37] target/hexagon: Add imported macro, attr defs for sysemu", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "deef0af54c569dead2c0224aa49f460e5b8b6705", "submitter": { "id": 89839, "url": "http://patchwork.ozlabs.org/api/people/89839/?format=api", "name": "Brian Cain", "email": "brian.cain@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260401152657.314902-16-brian.cain@oss.qualcomm.com/mbox/", "series": [ { "id": 498350, "url": "http://patchwork.ozlabs.org/api/series/498350/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498350", "date": "2026-04-01T15:26:45", "name": "Hexagon system emulation - Part 1/3", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498350/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218637/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218637/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=aoJzr505;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=Yu6K9f+8;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fm88c1jh3z1yCp\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 02 Apr 2026 02:31:12 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w7xVh-0003dN-IU; Wed, 01 Apr 2026 11:29:37 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xV8-00021E-Hh\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:29:02 -0400", "from mx0b-0031df01.pphosted.com ([205.220.180.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xV6-0008Gd-5L\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:29:02 -0400", "from pps.filterd (m0279872.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 631FPfgF1562492\n for <qemu-devel@nongnu.org>; Wed, 1 Apr 2026 15:28:49 GMT", "from mail-dy1-f199.google.com (mail-dy1-f199.google.com\n [74.125.82.199])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8va3tqc3-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 15:28:43 +0000 (GMT)", "by mail-dy1-f199.google.com with SMTP id\n 5a478bee46e88-2c72849f648so9363207eec.0\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 08:28:39 -0700 (PDT)", "from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ca78df3b84sm38491eec.5.2026.04.01.08.27.59\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 01 Apr 2026 08:27:59 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:content-type:date:from:in-reply-to\n :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n xFLCr5pWoidlslYT4KEcqFUca3EL56u/WPGRSVeTEec=; b=aoJzr5056MJsWeKN\n fDmx9wbRs39heutYFKwyZFwZdYr8ObWg6vdq/ef/3upFE1nESLC4Sr65HiWtS8QG\n kIXfi6PZAJZ7HgSSie0YwEnZwCQXq1uS/C7yfTF5yQL19dIunBUNc7U3KQM4e/m4\n yaTY6ctDMgff8LK1QOkT01Ty2732szCQWD051Rcsy9FGvYDk0/Lo3KryXkYNgLjK\n MuBeu6+g6htMTKtN590ULQO92x5wNTAVY5eWKv90c8IR9gPzv+gYTcW3q4K26PoI\n SojFhhvds8TzIcSWjnbYIOZ/CDEGvlAaRv4A/zwVufeE1x+TyoFXP77YR1vevEAO\n tVUElA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775057280; x=1775662080; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=xFLCr5pWoidlslYT4KEcqFUca3EL56u/WPGRSVeTEec=;\n b=Yu6K9f+8Ad4kNbOxFtaaLuuq0eqfsxLZ0m7MER1b8y3hoIumtIYL+4PWBT2x8i0d8F\n YxY64dVYpp15smhgxaawJ3QroqQuDBCdwlM1p5McSLRbAEmIN2UtCNihwNtpi/WyvnF4\n sTN+k4rjiJL2OiWVFupAwGiN6HYvNPNRFbQ9exQxln3nS1Lxb8ojehDM4ucdYsAh7K/T\n xN4NBiYiDlwPsm1HzSaJam0OaQgCy5DPTipkWc0/23dvT/TwrkW1hOFozbnI4ZlpPhfb\n a9aaBEKzp9MKeHiYuluJV/iFtP69wEoFptP5eHpF7Tu5ny20RZog8SJWLVPgsgj5vGvv\n VDLA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775057280; x=1775662080;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=xFLCr5pWoidlslYT4KEcqFUca3EL56u/WPGRSVeTEec=;\n b=o1gUm7i8Nnkkiz/9bpTtkcVAMH1BWiHlHY86olPFv5vEALB3ya8GcD1Ha4ZTuQqu/I\n UEUmgeDIV+neZuWOU7ypo3fJKZYygiDnK2U9xaRQmsOMAXXb/eJSpJnn/Dindqyg2ig5\n uTFfHahzu1lUnxHH4UJuvr+gUxWzL8iNyN2uIThrT7sPqG5qfhTWLYyYL7xuUrFn04dr\n qLJoeR/s+53Lqeyf3UoSMN+SuQHwW09uu4RpOXbQnQFVea/TnhVJS4EcL3EJg8SPYtbn\n mCHwpsI3XZkUSrXGLv/wzwcE796aCA8TDVqUAziXOLShsN6JUyWQYIgC6wzvVcKuCiRd\n x0EQ==", "X-Gm-Message-State": "AOJu0Yx7Kr6J+22kwwue4gw+7fNlMMPtb4MwCHSAwCcL5fZLuo6tlzm9\n wcLT1UYIFInSvn55esWFzA0B2dHRSEI+rgA0SHWXHtyPL9BpUFTX0+GFOYzOYSzjfCw7TN7fnPU\n bu0C4BcT8XlKWnN6RcUhBbXBYCX3bjTKyKxW/Dm9uDIdGbGjlMM880NrB36d6et1oBg==", "X-Gm-Gg": "ATEYQzw42zyaO9vo+MTnf58Ny2K8AHzuh8mEvpbG30/JngOrpLcWkh9p2PmmIpiLemS\n f0DdiXJvNqNTtPzaH40qC1FXbHRKfT2oca0fHODTZq3d7Bl5auuieR/EIoWDg10+v8zVlfi235c\n YnvyrF78vXusxO15NnyxYAwPghZRg6lj4F9aiNYe73F6qdAtLVD2FLqFmx0YJ9pwoCUl8KyRIzC\n KIeYvJaVPRUJdsobE53WerU8pczupr4asqBCr0BZh/3wMMgwnazy/YbStogzT7PSU1ujrYOmcm4\n XxWYGSmhQLcLN8dZUEGspjC/rQei4L5jmHf3+JHxtOwQT1IUxsQ8pPsZg4IZbnfR4KK6DEoeryN\n wcI2705qAmT+utOGKufNdc9T4O03hPsf/6mbHwuRUIKwFdQMzTpMQEkLlqJVHZS0IyhtHtw==", "X-Received": [ "by 2002:a05:7300:6413:b0:2c5:b23e:48a9 with SMTP id\n 5a478bee46e88-2c9328a641cmr2248320eec.25.1775057280294;\n Wed, 01 Apr 2026 08:28:00 -0700 (PDT)", "by 2002:a05:7300:6413:b0:2c5:b23e:48a9 with SMTP id\n 5a478bee46e88-2c9328a641cmr2248288eec.25.1775057279696;\n Wed, 01 Apr 2026 08:27:59 -0700 (PDT)" ], "From": "Brian Cain <brian.cain@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "brian.cain@oss.qualcomm.com, philmd@linaro.org, ltaylorsimpson@gmail.com,\n matheus.bernardino@oss.qualcomm.com, marco.liebel@oss.qualcomm.com,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com, ale@rev.ng,\n anjo@rev.ng, Brian Cain <bcain@quicinc.com>", "Subject": "[PATCH v6 15/37] target/hexagon: Add imported macro,\n attr defs for sysemu", "Date": "Wed, 1 Apr 2026 08:26:35 -0700", "Message-Id": "<20260401152657.314902-16-brian.cain@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "References": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "X-Proofpoint-GUID": "hBBd_mS_9oRIWXypvqhLvmltfCAN-xss", "X-Proofpoint-ORIG-GUID": "hBBd_mS_9oRIWXypvqhLvmltfCAN-xss", "X-Authority-Analysis": "v=2.4 cv=B/C0EetM c=1 sm=1 tr=0 ts=69cd39ae cx=c_pps\n a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22\n a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=9WelToRRDTwRCstGtewA:9 a=QEXdDO2ut3YA:10\n a=scEy_gLbYbu1JhEsrz4S:22 a=TjNXssC_j7lpFel5tvFf:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAxMDE0NCBTYWx0ZWRfX7iOLdpPkJvlA\n RqUjXVS0FtmYVGvIQ3xpWiCkCf5lMOnZTULWGwR/DtYWXR3KfkyI9IhgKJFgHxvnmPYBKKLhhO1\n inuG0wVuY4ava7iZsOS0plFukmzpBpYMmef7kNPsMds7BaxGO/ldUFDMvP3f7FEnFcT3NbXbVFi\n i8t1VcoBebADiFvqm4kpnDolmB6CJ6zC9bpIKw8m4P6E9tYCga6RD8SKwVo9cZ13SjyYFBZF2Ra\n 1/i+GNDUW3Ew4sHSslk1bF3nj+gFlwVddOmRIOxr2FHxoa0iuYkd6Y9Gk7dmGvZsf2uk7srMkWH\n aif+b0nW1AwlQt4UoPB2+iVgs7fG7mjsWFCb+IGxiuxE0IpHDKwfl+6squ909N5297LgLCDbogg\n TLNsI3D2wAKWiXTYy9rURoPJe/vqNz4h1QGH/YAexPK4WZPEC0IGlnlGJihee6qu4E7ld6Urk0h\n wHaW9AraQy4JBF0VVPw==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-01_04,2026-04-01_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n spamscore=0 priorityscore=1501 bulkscore=0 phishscore=0 malwarescore=0\n lowpriorityscore=0 adultscore=0 clxscore=1015 impostorscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010144", "Received-SPF": "pass client-ip=205.220.180.131;\n envelope-from=brian.cain@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com", "X-Spam_score_int": "-7", "X-Spam_score": "-0.8", "X-Spam_bar": "/", "X-Spam_report": "(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=1, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,\n UPPERCASE_50_75=0.008 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Brian Cain <bcain@quicinc.com>\n\nSigned-off-by: Brian Cain <brian.cain@oss.qualcomm.com>\n---\n target/hexagon/attribs_def.h.inc | 35 ++-\n target/hexagon/imported/macros.def | 482 ++++++++++++++++++++++++++++-\n 2 files changed, 504 insertions(+), 13 deletions(-)\n mode change 100755 => 100644 target/hexagon/imported/macros.def", "diff": "diff --git a/target/hexagon/attribs_def.h.inc b/target/hexagon/attribs_def.h.inc\nindex 9e3a05f8828..6c55063a309 100644\n--- a/target/hexagon/attribs_def.h.inc\n+++ b/target/hexagon/attribs_def.h.inc\n@@ -52,6 +52,9 @@ DEF_ATTRIB(REGWRSIZE_4B, \"Memory width is 4 bytes\", \"\", \"\")\n DEF_ATTRIB(REGWRSIZE_8B, \"Memory width is 8 bytes\", \"\", \"\")\n DEF_ATTRIB(MEMLIKE, \"Memory-like instruction\", \"\", \"\")\n DEF_ATTRIB(MEMLIKE_PACKET_RULES, \"follows Memory-like packet rules\", \"\", \"\")\n+DEF_ATTRIB(CACHEOP, \"Cache operation\", \"\", \"\")\n+DEF_ATTRIB(COPBYADDRESS, \"Cache operation by address\", \"\", \"\")\n+DEF_ATTRIB(COPBYIDX, \"Cache operation by index\", \"\", \"\")\n DEF_ATTRIB(RELEASE, \"Releases a lock\", \"\", \"\")\n DEF_ATTRIB(ACQUIRE, \"Acquires a lock\", \"\", \"\")\n \n@@ -101,7 +104,9 @@ DEF_ATTRIB(ROPS_3, \"Compound instruction worth 3 RISC-ops\", \"\", \"\")\n \n /* access to implicit registers */\n DEF_ATTRIB(IMPLICIT_WRITES_LR, \"Writes the link register\", \"\", \"UREG.LR\")\n+DEF_ATTRIB(IMPLICIT_READS_PC, \"Reads the program counter\", \"UREG.PC\", \"\")\n DEF_ATTRIB(IMPLICIT_WRITES_SP, \"Writes the stack pointer\", \"\", \"UREG.SP\")\n+DEF_ATTRIB(IMPLICIT_READS_SP, \"Reads the stack pointer\", \"UREG.SP\", \"\")\n DEF_ATTRIB(IMPLICIT_WRITES_FP, \"Writes the frame pointer\", \"\", \"UREG.FP\")\n DEF_ATTRIB(IMPLICIT_WRITES_LC0, \"Writes loop count for loop 0\", \"\", \"UREG.LC0\")\n DEF_ATTRIB(IMPLICIT_WRITES_LC1, \"Writes loop count for loop 1\", \"\", \"UREG.LC1\")\n@@ -111,13 +116,19 @@ DEF_ATTRIB(IMPLICIT_WRITES_P0, \"Writes Predicate 0\", \"\", \"UREG.P0\")\n DEF_ATTRIB(IMPLICIT_WRITES_P1, \"Writes Predicate 1\", \"\", \"UREG.P1\")\n DEF_ATTRIB(IMPLICIT_WRITES_P2, \"Writes Predicate 1\", \"\", \"UREG.P2\")\n DEF_ATTRIB(IMPLICIT_WRITES_P3, \"May write Predicate 3\", \"\", \"UREG.P3\")\n-DEF_ATTRIB(IMPLICIT_READS_PC, \"Reads the PC register\", \"\", \"\")\n-DEF_ATTRIB(IMPLICIT_READS_P0, \"Reads the P0 register\", \"\", \"\")\n-DEF_ATTRIB(IMPLICIT_READS_P1, \"Reads the P1 register\", \"\", \"\")\n-DEF_ATTRIB(IMPLICIT_READS_P2, \"Reads the P2 register\", \"\", \"\")\n-DEF_ATTRIB(IMPLICIT_READS_P3, \"Reads the P3 register\", \"\", \"\")\n+DEF_ATTRIB(IMPLICIT_READS_P0, \"Reads Predicate 0\", \"UREG.P0\", \"\")\n+DEF_ATTRIB(IMPLICIT_READS_P1, \"Reads Predicate 1\", \"UREG.P1\", \"\")\n+DEF_ATTRIB(IMPLICIT_READS_P3, \"Reads Predicate 3\", \"UREG.P3\", \"\")\n DEF_ATTRIB(IMPLICIT_WRITES_USR, \"May write USR\", \"\", \"\")\n-DEF_ATTRIB(IMPLICIT_READS_SP, \"Reads the SP register\", \"\", \"\")\n+DEF_ATTRIB(IMPLICIT_WRITES_CCR, \"Writes CCR register\", \"\", \"UREG.CCR\")\n+DEF_ATTRIB(IMPLICIT_WRITES_GOSP, \"Writes GOSP register\", \"\", \"UREG.GOSP\")\n+DEF_ATTRIB(IMPLICIT_WRITES_SSR, \"Writes SSR register\", \"\", \"UREG.SSR\")\n+DEF_ATTRIB(IMPLICIT_WRITES_SGP0, \"Writes SGP0 register\", \"\", \"UREG.SGP0\")\n+DEF_ATTRIB(IMPLICIT_WRITES_SGP1, \"Writes SGP1 register\", \"\", \"UREG.SGP1\")\n+DEF_ATTRIB(IMPLICIT_WRITES_IMASK_ANYTHREAD,\n+ \"Writes IMASK for any thread\", \"\", \"\")\n+DEF_ATTRIB(IMPLICIT_WRITES_STID_PRIO_ANYTHREAD,\n+ \"Writes STID priority for any thread\", \"\", \"\")\n DEF_ATTRIB(COMMUTES, \"The operation is communitive\", \"\", \"\")\n DEF_ATTRIB(DEALLOCRET, \"dealloc_return\", \"\", \"\")\n DEF_ATTRIB(DEALLOCFRAME, \"deallocframe\", \"\", \"\")\n@@ -137,9 +148,14 @@ DEF_ATTRIB(RESTRICT_SLOT3ONLY, \"Must execute on slot3\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_NOSLOT1, \"No slot 1 instruction in parallel\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_PREFERSLOT0, \"Try to encode into slot 0\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_PACKET_AXOK, \"May exist with A-type or X-type\", \"\", \"\")\n+DEF_ATTRIB(RESTRICT_SLOT1_AOK, \"Slot 1 is allowed\", \"\", \"\")\n \n DEF_ATTRIB(ICOP, \"Instruction cache op\", \"\", \"\")\n \n+DEF_ATTRIB(EXCEPTION_SWI, \"Software interrupt exception\", \"\", \"\")\n+DEF_ATTRIB(DMA, \"DMA instruction\", \"\", \"\")\n+DEF_ATTRIB(NO_TIMING_LOG, \"Does not get logged to the timing model\", \"\", \"\")\n+\n DEF_ATTRIB(HWLOOP0_END, \"Ends HW loop0\", \"\", \"\")\n DEF_ATTRIB(HWLOOP1_END, \"Ends HW loop1\", \"\", \"\")\n DEF_ATTRIB(RET_TYPE, \"return type\", \"\", \"\")\n@@ -151,6 +167,10 @@ DEF_ATTRIB(DCFETCH, \"dcfetch type\", \"\", \"\")\n \n DEF_ATTRIB(L2FETCH, \"Instruction is l2fetch type\", \"\", \"\")\n \n+DEF_ATTRIB(DCTAGOP, \"Data cache tag operation\", \"\", \"\")\n+DEF_ATTRIB(ICTAGOP, \"Instruction cache tag operation\", \"\", \"\")\n+DEF_ATTRIB(L2TAGOP, \"L2 cache tag operation\", \"\", \"\")\n+\n DEF_ATTRIB(ICINVA, \"icinva\", \"\", \"\")\n DEF_ATTRIB(DCCLEANINVA, \"dccleaninva\", \"\", \"\")\n \n@@ -166,6 +186,9 @@ DEF_ATTRIB(NOTE_LATEPRED, \"The predicate can not be used as a .new\", \"\", \"\")\n DEF_ATTRIB(NOTE_NVSLOT0, \"Can execute only in slot 0 (ST)\", \"\", \"\")\n DEF_ATTRIB(NOTE_NOVP, \"Cannot be paired with a HVX permute instruction\", \"\", \"\")\n DEF_ATTRIB(NOTE_VA_UNARY, \"Combined with HVX ALU op (must be unary)\", \"\", \"\")\n+DEF_ATTRIB(NOTE_SLOT1_AOK, \"Slot 1 is allowed\", \"\", \"\")\n+DEF_ATTRIB(NOTE_GUEST, \"Guest mode instruction\", \"\", \"\")\n+DEF_ATTRIB(NOTE_BADTAG_UNDEF, \"Bad tag results in undefined behavior\", \"\", \"\")\n \n /* V6 MMVector Notes for Documentation */\n DEF_ATTRIB(NOTE_SHIFT_RESOURCE, \"Uses the HVX shift resource.\", \"\", \"\")\ndiff --git a/target/hexagon/imported/macros.def b/target/hexagon/imported/macros.def\nold mode 100755\nnew mode 100644\nindex 4bbcfdd5e19..13eb13c71f7\n--- a/target/hexagon/imported/macros.def\n+++ b/target/hexagon/imported/macros.def\n@@ -353,6 +353,12 @@ DEF_MACRO(\n ()\n )\n \n+DEF_MACRO(\n+ fREAD_SSR, /* read SSR register */\n+ (READ_RREG(REG_SSR)), /* behavior */\n+ ()\n+)\n+\n DEF_MACRO(\n fWRITE_LR, /* write lr */\n WRITE_RREG(REG_LR,A), /* behavior */\n@@ -371,12 +377,36 @@ DEF_MACRO(\n (A_IMPLICIT_WRITES_SP)\n )\n \n+DEF_MACRO(\n+ fWRITE_GOSP, /* write gosp */\n+ WRITE_RREG(REG_GOSP,A), /* behavior */\n+ (A_IMPLICIT_WRITES_GOSP)\n+)\n+\n DEF_MACRO(\n fREAD_SP, /* read stack pointer */\n (READ_RREG(REG_SP)), /* behavior */\n ()\n )\n \n+DEF_MACRO(\n+ fREAD_GOSP, /* read guest other stack pointer */\n+ (READ_RREG(REG_GOSP)), /* behavior */\n+ ()\n+)\n+\n+DEF_MACRO(\n+ fREAD_GELR, /* read guest other stack pointer */\n+ (READ_RREG(REG_GELR)), /* behavior */\n+ ()\n+)\n+\n+DEF_MACRO(\n+ fREAD_GEVB, /* read guest other stack pointer */\n+ (READ_RREG(REG_GEVB)), /* behavior */\n+ ()\n+)\n+\n DEF_MACRO(\n fREAD_CSREG, /* read CS register */\n (READ_RREG(REG_CSA+N)), /* behavior */\n@@ -570,6 +600,11 @@ DEF_MACRO(\n WRITE_PREG(3,VAL), /* behavior */\n (A_IMPLICIT_WRITES_P3)\n )\n+DEF_MACRO(\n+\tfWRITE_P3_LATE, /* write Predicate 0 */\n+\t{WRITE_PREG(3,VAL); fHIDE(MARK_LATE_PRED_WRITE(3))} , /* behavior */\n+\t(A_IMPLICIT_WRITES_P3,A_RESTRICT_LATEPRED)\n+)\n \n DEF_MACRO(\n fPART1, /* write Predicate 0 */\n@@ -660,6 +695,7 @@ DEF_MACRO(\n ((size8s_t)((size2s_t)(A))),\n /* optional attributes */\n )\n+\n DEF_MACRO(\n fCAST2_8u, /* macro name */\n ((size8u_t)((size2u_t)(A))),\n@@ -1532,18 +1568,137 @@ DEF_MACRO(fECHO,\n /* OS interface and stop/wait */\n /********************************************/\n \n+DEF_MACRO(RUNNABLE_THREADS_MAX,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(THREAD_IS_ON,\n+ ((PROC->arch_proc_options->thread_enable_mask>>TNUM) & 0x1),\n+ ()\n+)\n+\n+DEF_MACRO(THREAD_EN_MASK,\n+ ((PROC->arch_proc_options->thread_enable_mask)),\n+ ()\n+)\n+\n+\n+\n+DEF_MACRO(READ_IMASK,\n+ /* */,\n+ ()\n+)\n+DEF_MACRO(WRITE_IMASK,\n+ /* */,\n+ (A_IMPLICIT_WRITES_IMASK_ANYTHREAD)\n+)\n+\n+\n+DEF_MACRO(WRITE_PRIO,\n+ /* */,\n+ (A_IMPLICIT_WRITES_STID_PRIO_ANYTHREAD)\n+)\n+\n+\n+DEF_MACRO(DO_IASSIGNW,\n+ /* */,\n+ (A_IMPLICIT_WRITES_IMASK_ANYTHREAD)\n+)\n+\n+\n+\n+\n+DEF_MACRO(fDO_NMI,\n+ /* */,\n+)\n+\n+DEF_MACRO(fDO_TRACE,\n+ /* */,\n+)\n+\n+DEF_MACRO(DO_IASSIGNR,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(DO_SWI,\n+ /* */,\n+ (A_EXCEPTION_SWI)\n+)\n+\n+DEF_MACRO(DO_CSWI,\n+ LOG_GLOBAL_REG_WRITE(REG_IPEND,GLOBAL_REG_READ(REG_IPEND) & ~((REG) & GLOBAL_REG_READ(REG_IEL)));,\n+ ()\n+)\n+\n+DEF_MACRO(DO_CIAD,\n+ sys_ciad(thread,VAL); LOG_GLOBAL_REG_WRITE(REG_IAD,GLOBAL_REG_READ(REG_IAD) & ~(VAL));,\n+ (A_EXCEPTION_SWI)\n+)\n+\n+DEF_MACRO(DO_SIAD,\n+ sys_siad(thread,VAL); LOG_GLOBAL_REG_WRITE(REG_IAD,GLOBAL_REG_READ(REG_IAD) | (VAL));,\n+ (A_EXCEPTION_SWI)\n+)\n+\n+DEF_MACRO(fBREAK,\n+ /* */,\n+ ()\n+)\n+\n DEF_MACRO(fPAUSE,\n {sys_pause(thread, insn->slot, IMM);},\n ()\n )\n \n+\n DEF_MACRO(fTRAP,\n- warn(\"Trap NPC=%x \",fREAD_NPC());\n- warn(\"Trap exception, PCYCLE=%lld TYPE=%d NPC=%x IMM=0x%x\",thread->processor_ptr->pstats[pcycles],TRAPTYPE,fREAD_NPC(),IMM);\n- register_trap_exception(thread,fREAD_NPC(),TRAPTYPE,IMM);,\n+ /* */,\n+ (A_EXCEPTION_SWI)\n+)\n+\n+DEF_MACRO(fCLEAR_RTE_EX,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(fTLB_LOCK_AVAILABLE,\n+ (fREAD_GLOBAL_REG_FIELD(SYSCONF,SYSCFG_TLBLOCK) == 0),\n ()\n )\n \n+DEF_MACRO(fK0_LOCK_AVAILABLE,\n+ (fREAD_GLOBAL_REG_FIELD(SYSCONF,SYSCFG_K0LOCK) == 0),\n+ ()\n+)\n+\n+DEF_MACRO(fSET_TLB_LOCK,\n+ {\n+ if (fTLB_LOCK_AVAILABLE()) {\n+ fLOG_GLOBAL_REG_FIELD(SYSCONF,SYSCFG_TLBLOCK,1);\n+ } else {\n+ sys_waiting_for_tlb_lock(thread);\n+ }\n+ },\n+ ()\n+)\n+\n+DEF_MACRO(fSET_K0_LOCK,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(fCLEAR_TLB_LOCK,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(fCLEAR_K0_LOCK,\n+ /* */,\n+ ()\n+)\n+\n DEF_MACRO(fALIGN_REG_FIELD_VALUE,\n ((VAL)<<reg_field_info[FIELD].offset),\n /* */\n@@ -1554,6 +1709,24 @@ DEF_MACRO(fGET_REG_FIELD_MASK,\n /* */\n )\n \n+DEF_MACRO(fLOG_REG_FIELD,\n+ LOG_MASKED_REG_WRITE(thread,REG_##REG,\n+ fALIGN_REG_FIELD_VALUE(FIELD,VAL),\n+ fGET_REG_FIELD_MASK(FIELD)),\n+ ()\n+)\n+\n+DEF_MACRO(fWRITE_GLOBAL_REG_FIELD,\n+ /* */,\n+)\n+\n+DEF_MACRO(fLOG_GLOBAL_REG_FIELD,\n+ LOG_MASKED_GLOBAL_REG_WRITE(REG_##REG,\n+ fALIGN_REG_FIELD_VALUE(FIELD,VAL),\n+ fGET_REG_FIELD_MASK(FIELD)),\n+ ()\n+)\n+\n DEF_MACRO(fREAD_REG_FIELD,\n fEXTRACTU_BITS(thread->Regs[REG_##REG],\n reg_field_info[FIELD].width,\n@@ -1561,6 +1734,11 @@ DEF_MACRO(fREAD_REG_FIELD,\n /* ATTRIBS */\n )\n \n+DEF_MACRO(fREAD_GLOBAL_REG_FIELD,\n+ /* */,\n+ /* ATTRIBS */\n+)\n+\n DEF_MACRO(fGET_FIELD,\n fEXTRACTU_BITS(VAL,\n reg_field_info[FIELD].width,\n@@ -1576,6 +1754,174 @@ DEF_MACRO(fSET_FIELD,\n /* ATTRIBS */\n )\n \n+DEF_MACRO(fSET_RUN_MODE_NOW,\n+ /* */,\n+)\n+\n+DEF_MACRO(fIN_DEBUG_MODE,\n+ (thread->debug_mode || (fREAD_GLOBAL_REG_FIELD(ISDBST,ISDBST_DEBUGMODE) & 1<<TNUM)),\n+ ()\n+)\n+DEF_MACRO(fIN_DEBUG_MODE_NO_ISDB,\n+ (thread->debug_mode),\n+ ()\n+)\n+\n+\n+DEF_MACRO(fIN_DEBUG_MODE_WARN,\n+ {\n+ if (fREAD_GLOBAL_REG_FIELD(ISDBST,ISDBST_DEBUGMODE) & 1<<TNUM)\n+ warn(\"In ISDB debug mode, but TB told me to step normally\");\n+ },\n+ ()\n+)\n+\n+DEF_MACRO(fCLEAR_RUN_MODE,\n+ {fLOG_GLOBAL_REG_FIELD(MODECTL,MODECTL_E,\n+ fREAD_GLOBAL_REG_FIELD(MODECTL,MODECTL_E) & ~(1<<(TNUM)))},\n+ /* NOTHING */\n+)\n+\n+DEF_MACRO(fCLEAR_RUN_MODE_NOW,\n+ /* */,\n+ /* NOTHING */\n+)\n+\n+DEF_MACRO(fGET_RUN_MODE,\n+ /* */,\n+)\n+\n+DEF_MACRO(fSET_WAIT_MODE,\n+ {fLOG_GLOBAL_REG_FIELD(MODECTL,MODECTL_W,\n+ fREAD_GLOBAL_REG_FIELD(MODECTL,MODECTL_W) | 1<<(TNUM))},\n+ /* NOTHING */\n+)\n+\n+DEF_MACRO(fCLEAR_WAIT_MODE,\n+ /* */,\n+)\n+\n+DEF_MACRO(fGET_WAIT_MODE,\n+ /* */,\n+)\n+\n+\n+DEF_MACRO(fRESET_THREAD,\n+ register_reset_interrupt(T,NUM),\n+)\n+\n+DEF_MACRO(fREAD_CURRENT_EVB,\n+ (GLOBAL_REG_READ(REG_EVB)),\n+ /* nothing */\n+)\n+\n+DEF_MACRO(fREAD_ELR,\n+ READ_RREG(REG_ELR),\n+ ()\n+)\n+\n+DEF_MACRO(fPOW2_HELP_ROUNDUP,\n+ ((VAL) | ((VAL) >> 1) | ((VAL) >> 2) | ((VAL) >> 4) | ((VAL) >> 8) | ((VAL) >> 16)),\n+ ()\n+)\n+\n+DEF_MACRO(fPOW2_ROUNDUP,\n+ fPOW2_HELP_ROUNDUP((VAL)-1)+1,\n+ ()\n+)\n+\n+DEF_MACRO(fTLB_IDXMASK,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(fTLB_NONPOW2WRAP,\n+ /* */,\n+ /* ATTRIBS */\n+)\n+\n+DEF_MACRO(fTLBW,\n+ /* */,\n+ /* ATTRIBS */\n+)\n+\n+DEF_MACRO(fTLB_ENTRY_OVERLAP,\n+ fHIDE( (sys_check_overlap(thread,VALUE)!=-2) ),\n+ /* ATTRIBS */\n+)\n+\n+DEF_MACRO(fTLB_ENTRY_OVERLAP_IDX,\n+ fHIDE(sys_check_overlap(thread,VALUE)),\n+ /* ATTRIBS */\n+)\n+\n+\n+DEF_MACRO(fTLBR,\n+ TLB_REG_READ(fTLB_NONPOW2WRAP(fTLB_IDXMASK(INDEX))),\n+ /* ATTRIBS */\n+)\n+\n+DEF_MACRO(fTLBP,\n+ tlb_lookup(thread,((TLBHI)>>12),((TLBHI)<<12),1),\n+ /* attribs */\n+)\n+\n+\n+\n+DEF_MACRO(READ_SGP0,\n+ READ_RREG(REG_SGP),\n+ ()\n+)\n+\n+DEF_MACRO(READ_SGP1,\n+ READ_RREG(REG_SGP+1),\n+ ()\n+)\n+\n+DEF_MACRO(READ_SGP10,\n+ READ_RREG_PAIR(REG_SGP),\n+ ()\n+)\n+\n+DEF_MACRO(READ_UGP,\n+ READ_RREG(REG_UGP),\n+)\n+\n+DEF_MACRO(WRITE_SGP0,\n+ WRITE_RREG(REG_SGP,VAL),\n+ (A_IMPLICIT_WRITES_SGP0)\n+)\n+\n+DEF_MACRO(WRITE_SGP1,\n+ WRITE_RREG(REG_SGP+1,VAL),\n+ (A_IMPLICIT_WRITES_SGP1)\n+)\n+\n+DEF_MACRO(WRITE_SGP10,\n+ WRITE_RREG_PAIR(REG_SGP,VAL),\n+ (A_IMPLICIT_WRITES_SGP0,A_IMPLICIT_WRITES_SGP1)\n+)\n+\n+DEF_MACRO(WRITE_UGP,\n+ WRITE_RREG(REG_UGP,VAL),\n+)\n+\n+DEF_MACRO(fSTART,\n+ /* */,\n+ ()\n+)\n+\n+DEF_MACRO(fRESUME,\n+ fLOG_GLOBAL_REG_FIELD(MODECTL,MODECTL_W,\n+ fREAD_GLOBAL_REG_FIELD(MODECTL,MODECTL_W) & (~(REG))),\n+ ()\n+)\n+\n+DEF_MACRO(fGET_TNUM,\n+ thread->threadId,\n+ ()\n+)\n+\n /********************************************/\n /* Cache Management */\n /********************************************/\n@@ -1602,19 +1948,49 @@ DEF_MACRO(fISYNC,\n )\n \n \n+DEF_MACRO(fICFETCH,\n+ ,\n+ ()\n+)\n+\n DEF_MACRO(fDCFETCH,\n sys_dcfetch(thread, (REG), insn->slot),\n (A_MEMLIKE)\n )\n \n DEF_MACRO(fICINVA,\n- {\n- arch_internal_flush(thread->processor_ptr, 0, 0xffffffff);\n- sys_icinva(thread, (REG),insn->slot);\n- },\n+ /* */,\n (A_ICINVA)\n )\n \n+DEF_MACRO(fDCTAGR,\n+ ({DST=sys_dctagr(thread, INDEX, insn->slot,DSTREGNO);})/* FIXME */,\n+ ()\n+)\n+\n+DEF_MACRO(fDCTAGW,\n+ (sys_dctagw(thread, INDEX, PART2, insn->slot)),\n+ ()\n+)\n+DEF_MACRO(fICTAGR,\n+ ({DST=sys_ictagr(thread, INDEX, insn->slot,REGNO);}),\n+ ()\n+)\n+\n+DEF_MACRO(fICDATAR,\n+ ({DST=sys_icdatar(thread, INDEX, insn->slot);}),\n+ ()\n+)\n+\n+DEF_MACRO(fICTAGW,\n+ (sys_ictagw(thread, INDEX, PART2, insn->slot)),\n+ ()\n+)\n+DEF_MACRO(fICDATAW,\n+ ({ fHIDE(); }),\n+ ()\n+)\n+\n DEF_MACRO(fL2FETCH,\n sys_l2fetch(thread, ADDR,HEIGHT,WIDTH,STRIDE,FLAGS, insn->slot),\n (A_MEMLIKE,A_L2FETCH)\n@@ -1635,6 +2011,12 @@ DEF_MACRO(fDCZEROA,\n (A_MEMLIKE)\n )\n \n+DEF_MACRO(fDCINVA,\n+ sys_dcinva(thread, (REG)),\n+ (A_MEMLIKE)\n+)\n+\n+\n DEF_MACRO(fCHECKFORPRIV,\n {sys_check_privs(thread); if (EXCEPTION_DETECTED) return; },\n ()\n@@ -1645,6 +2027,16 @@ DEF_MACRO(fCHECKFORGUEST,\n ()\n )\n \n+DEF_MACRO(fTAKEN_INTERRUPT_EDGECLEAR,\n+ { proc->global_regs[REG_IPEND] &= ~(INT_NUMTOMASK(intnum) & proc->global_regs[REG_IEL]); },\n+ ()\n+)\n+\n+DEF_MACRO(fSET_IAD,\n+ /* */,\n+ ()\n+)\n+\n DEF_MACRO(fBRANCH_SPECULATE_STALL,\n {\n sys_speculate_branch_stall(thread, insn->slot, JUMP_COND(JUMP_PRED_SET),\n@@ -1664,3 +2056,79 @@ DEF_MACRO(IV1DEAD,\n ,\n ()\n )\n+\n+DEF_MACRO(fIN_MONITOR_MODE,\n+ sys_in_monitor_mode(thread),\n+ ()\n+)\n+\n+DEF_MACRO(fIN_USER_MODE,\n+ sys_in_user_mode(thread),\n+ ()\n+)\n+\n+DEF_MACRO(fIN_GUEST_MODE,\n+ sys_in_guest_mode(thread),\n+ ()\n+)\n+\n+DEF_MACRO(fGRE_ENABLED,\n+ fREAD_REG_FIELD(CCR,CCR_GRE),\n+ ()\n+)\n+\n+DEF_MACRO(fGTE_ENABLED,\n+ fREAD_REG_FIELD(CCR,CCR_GRE),\n+ ()\n+)\n+\n+DEF_MACRO(fTRAP1_VIRTINSN,\n+ ((fIN_GUEST_MODE())\n+ && (fGRE_ENABLED())\n+ && ( ((IMM) == 1)\n+ || ((IMM) == 3)\n+ || ((IMM) == 4)\n+ || ((IMM) == 6))),\n+ ()\n+)\n+\n+DEF_MACRO(fVIRTINSN_RTE,\n+ do {\n+ thread->trap1_info = TRAP1_VIRTINSN_RTE;\n+ fLOG_REG_FIELD(SSR,SSR_SS,fREAD_REG_FIELD(GSR,GSR_SS));\n+ fLOG_REG_FIELD(CCR,CCR_GIE,fREAD_REG_FIELD(GSR,GSR_IE));\n+ fLOG_REG_FIELD(SSR,SSR_GM,!fREAD_REG_FIELD(GSR,GSR_UM));\n+ fBRANCH((fREAD_GELR() & -4),COF_TYPE_RTE);\n+ fINTERNAL_CLEAR_SAMEPAGE();\n+ } while (0),\n+ (A_IMPLICIT_WRITES_CCR,A_IMPLICIT_WRITES_SSR)\n+)\n+\n+DEF_MACRO(fVIRTINSN_SETIE,\n+ do {\n+ fLOG_REG_FIELD(CCR,CCR_GIE,(REG) & 1);\n+ REG = fREAD_REG_FIELD(CCR,CCR_GIE);\n+ thread->trap1_info = TRAP1_VIRTINSN_SETIE;\n+ } while (0),\n+ (A_IMPLICIT_WRITES_CCR)\n+)\n+\n+DEF_MACRO(fVIRTINSN_GETIE,\n+ {\n+ thread->trap1_info = TRAP1_VIRTINSN_GETIE;\n+ REG = fREAD_REG_FIELD(CCR,CCR_GIE);\n+ },\n+ ()\n+)\n+\n+DEF_MACRO(fVIRTINSN_SPSWAP,\n+ do {\n+ if (fREAD_REG_FIELD(GSR,GSR_UM)) {\n+ size4u_t TEMP = REG;\n+ REG = fREAD_GOSP();\n+ fWRITE_GOSP(TEMP);\n+ thread->trap1_info = TRAP1_VIRTINSN_SPSWAP;\n+ }\n+ } while (0),\n+ (A_IMPLICIT_WRITES_GOSP)\n+)\n", "prefixes": [ "v6", "15/37" ] }