get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2218415/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2218415,
    "url": "http://patchwork.ozlabs.org/api/patches/2218415/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260401-waveshare-dsi-touch-v1-19-5e9119b5a014@oss.qualcomm.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260401-waveshare-dsi-touch-v1-19-5e9119b5a014@oss.qualcomm.com>",
    "list_archive_url": null,
    "date": "2026-04-01T07:26:38",
    "name": "[19/19] gpio: add GPIO controller found on Waveshare DSI TOUCH panels",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "f1011669884347d07f0dad05c52951cf10e52a3a",
    "submitter": {
        "id": 90483,
        "url": "http://patchwork.ozlabs.org/api/people/90483/?format=api",
        "name": "Dmitry Baryshkov",
        "email": "dmitry.baryshkov@oss.qualcomm.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260401-waveshare-dsi-touch-v1-19-5e9119b5a014@oss.qualcomm.com/mbox/",
    "series": [
        {
            "id": 498284,
            "url": "http://patchwork.ozlabs.org/api/series/498284/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=498284",
            "date": "2026-04-01T07:26:23",
            "name": "drm/panel: support Waveshare DSI TOUCH kits",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/498284/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2218415/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2218415/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-34548-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=KvCrlkrc;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ehf5B0jN;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34548-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"KvCrlkrc\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"ehf5B0jN\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"
        ],
        "Received": [
            "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flxjJ3bk0z1yCp\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 01 Apr 2026 18:40:20 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id F10B0309AB91\n\tfor <incoming@patchwork.ozlabs.org>; Wed,  1 Apr 2026 07:30:07 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 53C143803C3;\n\tWed,  1 Apr 2026 07:27:36 +0000 (UTC)",
            "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 690A12F60CC\n\tfor <linux-gpio@vger.kernel.org>; Wed,  1 Apr 2026 07:27:31 +0000 (UTC)",
            "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6313VSBe1459604\n\tfor <linux-gpio@vger.kernel.org>; Wed, 1 Apr 2026 07:27:29 GMT",
            "from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8uhg0uxw-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Wed, 01 Apr 2026 07:27:29 +0000 (GMT)",
            "by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-5090cc6a7d2so214978151cf.2\n        for <linux-gpio@vger.kernel.org>;\n Wed, 01 Apr 2026 00:27:29 -0700 (PDT)",
            "from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n        by smtp.gmail.com with ESMTPSA id\n 38308e7fff4ca-38cb9f31972sm8638421fa.12.2026.04.01.00.27.25\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Wed, 01 Apr 2026 00:27:26 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775028455; cv=none;\n b=YqhvIZoKw/9jGDoqjD69DBhGW7+W9E4FSeIW9A7DjhQUkTVmuJYU5AnNffRHUSrRT4B5sh+LZGbnJJPKDjr+9Rfcd08pc9X1dPQeGtCLeuW7MhJ7bn40Bx++T7C+hG4Mor1bqdpiHOgBvt3UjtaA6AdTKzXYvVhAE7+8Cr/92WE=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775028455; c=relaxed/simple;\n\tbh=6Pv5TDECwfzFeKPInl1W6rcgS2uPfThpvtka1MoOwas=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=Os+HhkxVpPGRT2zxxD5bKsO59SWA/kD786YCtyXx+cDCZ2UnYzJOBYfAivxw4ylus6drmAm/J1N8/4xKG+pZkGqZnyF/RkyDjFG9L0upy6iBe+OJEcqblbEQSSb/QcQvXcKd656alFCZ3aVmX+LxM5WcT7HEk94RGmiAkS7OHSs=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=KvCrlkrc;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=ehf5B0jN; arc=none smtp.client-ip=205.220.168.131",
        "DKIM-Signature": [
            "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\t0nT0xhiRxixrMOQFGawtvOLvgX7LjDibto0r1qGl+gQ=; b=KvCrlkrcVDw2aaD8\n\tQDx3zd2DCd2OPvj3bnas+YL5zEmKqHN9gt+XaONOmPANW6xgvFG6R0ocLIjzo2/D\n\tiA6caAcplbhaV1OKjSoZblNv3bZlQJLjrLnXhAnjxqdiKNEMu474wFYTlydiEXL0\n\tfWp3SZ/6rKmacovo91KvYPn+JTuVmmwr6wwpj358QX1rYa8egqMv/Ho4bnr3wRQq\n\tCgieBM3k8eTmBU344S47z53OOtgByFbxmuicpLpv6Sb31VqUn9UhM130r2Slqex4\n\tfpIWOvILKhoBLN9KN7uLwTVrvyI/DF5b3zIB9Veqhl3gxVFpsXPyLpFdEjw+TCEz\n\t1KSrlg==",
            "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1775028448; x=1775633248;\n darn=vger.kernel.org;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n         :reply-to;\n        bh=0nT0xhiRxixrMOQFGawtvOLvgX7LjDibto0r1qGl+gQ=;\n        b=ehf5B0jNA+868slP3QsU92QfQNjGYghSJ91HXD7KHACpm10iIFKucByNauFyouoxzm\n         qWvnuA6MIBfCercptgqfcnOtCtrQ8c4duahAacwRPeWukg+gAE8A1y4ygni8PRqyAVk8\n         fKupo1fhmgGM6MldUEYRaaSvBLZr1QACtu96005h9rjoSykgOfjAiVePCOIqmwdfykXg\n         GuS/Ydb/6ax6voykiLWXLa2afRdrLunDzADsRMM2FuFuyUJ8yEUY5bw+hDDHBLQ5USLS\n         UZoNtT/am2+HViUMvMgwRJxB2ZnjPTKW6f7HKphkcb5SxtMtqcMlo6Z/DzjQyhGPKsj5\n         jV5w=="
        ],
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1775028448; x=1775633248;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n         :cc:subject:date:message-id:reply-to;\n        bh=0nT0xhiRxixrMOQFGawtvOLvgX7LjDibto0r1qGl+gQ=;\n        b=myCNn1ikB3INssfauNH3sQuEnIiwyI5tTiijNHD5OREi2pEIdYjwViOGfwShhymWFQ\n         m219dWIQyuMHVkAeB4qajkPvTkmgCvbyK9vyKFlLkD2JMsG9xAw2cR65tGE1c2+yKwPt\n         zqm7AZSyMDc6KQNVtntrN5gh/yOfWut98PPvxlhyLXliHTIN7nXkNlMpIjyEpSnWtw07\n         zDIF8U/ey/8UmGn5mPkY84TkN5luIVN5h2qugVBQy0fL6WimgO43QO2WaVFQ7Im7FADA\n         Uo4FL/BBIPX0xQZ6T9cafojrFE83w+5Ar+5Mp2dFUa1GM0Cgje5WPXlYH/jaFfQc3Eq3\n         NjVQ==",
        "X-Forwarded-Encrypted": "i=1;\n AJvYcCWmRvkCEu6ueFPRUGb1NfgHFQkbS23hfVgLEo+Hj64Iuvq10p1f81EPzgNEUfNnhzhOb1wIT0OWdKv9@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0Yz8zvStgOFaKMgVZpC7v3Gb8IYMWL6sWgh33H8YAZbF70V7Xg0o\n\tuASuTHCg6msaQjhEq+o/k6lVoctFVa90BmybnlpQ/i9TKpq7FtQQOwr07dOWQTC/PyzVQm+sbqT\n\ts+DEis8N7WPc93PT5wJVOFOxQTn8QHIf+moWMrslbTdredNTaZzIXI/+g2/RAPAsl",
        "X-Gm-Gg": "ATEYQzwEuQo9vHlGMZ4+jmqKRB1Ha3av8IJW2qyBe66PtJOrjYqXaSed2trafEh23hA\n\tzd8vCuLlpy9VMCl4eZkxjP8UEcHvTlzs4sm6Tpgq8t1Eb8NKZwGK8JXHhBadhuFNre8Hha4ClOk\n\tWV2gKuR3azos4+dM44jxz2DlQ1koYGrf2Bkotqoj2sXuZ3M+ceaSW2KYj0W0wSqsWIuX0RMvT8l\n\tz0NUaqXqxM4tyNtnNSkRZlNrdv7u0ls4kletEqF2gcz54+iDFrd7TxaZiUyxeBNyI659JbVQwm/\n\tE7n7zZFvpDF4rbUcw1TRXpPDh1PLtSJeYEAqxyMcqYVq/hnpQ+TfVTM5vrPVQwKATDXavUm0GH5\n\tD/5SW2Aevq2yUh84G3Q5GO3W5irRLzcoMGe3G8XHExmvXsV50PJ9nneEGfTLhtVq8cx8dMt/CIX\n\tZVeiqFDlBz2WfN/yeuMEhWYroaDc5A/fkKBT8=",
        "X-Received": [
            "by 2002:a05:622a:1993:b0:50b:36e4:a614 with SMTP id\n d75a77b69052e-50d3bb63fd8mr34301041cf.6.1775028448187;\n        Wed, 01 Apr 2026 00:27:28 -0700 (PDT)",
            "by 2002:a05:622a:1993:b0:50b:36e4:a614 with SMTP id\n d75a77b69052e-50d3bb63fd8mr34300781cf.6.1775028447739;\n        Wed, 01 Apr 2026 00:27:27 -0700 (PDT)"
        ],
        "From": "Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>",
        "Date": "Wed, 01 Apr 2026 10:26:38 +0300",
        "Subject": "[PATCH 19/19] gpio: add GPIO controller found on Waveshare DSI\n TOUCH panels",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "7bit",
        "Message-Id": "<20260401-waveshare-dsi-touch-v1-19-5e9119b5a014@oss.qualcomm.com>",
        "References": "<20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com>",
        "In-Reply-To": "<20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com>",
        "To": "Neil Armstrong <neil.armstrong@linaro.org>,\n        Jessica Zhang <jesszhan0024@gmail.com>,\n        David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,\n        Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n        Maxime Ripard <mripard@kernel.org>,\n        Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>,\n        Krzysztof Kozlowski <krzk+dt@kernel.org>,\n        Conor Dooley <conor+dt@kernel.org>,\n        Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n        Ondrej Jirman <megi@xff.cz>,\n        Javier Martinez Canillas <javierm@redhat.com>,\n        Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n        Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n        Bartosz Golaszewski <brgl@kernel.org>",
        "Cc": "dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n        linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org",
        "X-Mailer": "b4 0.15.1",
        "X-Developer-Signature": "v=1; a=openpgp-sha256; l=8004;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=6Pv5TDECwfzFeKPInl1W6rcgS2uPfThpvtka1MoOwas=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpzMiuUWpWPOeZGuuLLQ40KhL8JtSf4hH3mDIgE\n y/HN7rptMSJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaczIrgAKCRCLPIo+Aiko\n 1cKpCACvZf2ujh7YMIYrGs/cEO+QwEsJheddWO6TLJ3bW42C8nSqwHx7I4QyizX8OzMR4rBnZ91\n /3+OT/K96HNADPq8UfYTJCBB0h0a4E2jzlIejdr5Rck+6CJL+YyvRWAlN7w3ey9g0D0ZM9qUo3N\n wYRlf1zJ96xd528nKbOVKqkPx6h39iyHLHaEGtc9LWUYSHQLnZLAxmgpEzouFhh5XCRiLCA34Q7\n yGtp20m3pWr7dG85li6LLz9HqRFDAqkGLxOM7YJ2aQVL7E/kGHTRsqBRPhIzg/TIDPn2lQTm/La\n sedQQFhHqenjviF59OiDVv5zRU+oTyCVG+0Hh7FGHQfe2Mb3",
        "X-Developer-Key": "i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAxMDA2NCBTYWx0ZWRfX1IzaixpJKGVu\n hcBhvO5LQl1qbZ+DTdoZDXg88DmR1mopVlTzrL3uU7dB50sq4CVdZSd5lNQnhhCuA+dXoDcVtb5\n A18Dl1csyBbFBQTMdGQH3RHdiULgY0oDty0pffuzhH6npkQbzTCNsavi25JJ+EIZauW0z5eCc92\n GzCyK1nDVKRu8I6qwHEeEuFtqyDMEC4jy4INamnkrX9kdjmHGHdl6Ecv2nqdnySz5iwHdBY8uOU\n v+cQPPBzwejYdZoPqK4cwq7b7qZa4uFrg/pGVa800dVIk7COgwPSYh5iNjobbJG842e//4KgeQp\n WYQCIsuc+MArHsQqkcXBDanKLB4oDiQZc0t42NTo432tSzi2U9vxDb8VqefG6hftsPSnhhdkYrf\n cIZWZgtepdLE3txbmrbpMcfnXm3r6kWA3hIudl7CuTzlyACQxUG4e8UH9R8Ob4n/f+oBgE6Qtpo\n DTjBoL36vEF1JEhDzBQ==",
        "X-Authority-Analysis": "v=2.4 cv=YcawJgRf c=1 sm=1 tr=0 ts=69ccc8e1 cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8\n a=BBJQNc9AFPM2Ar9AcygA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22",
        "X-Proofpoint-GUID": "sE9G4x3RrGLb6R6MwWB48qz11EvysPLj",
        "X-Proofpoint-ORIG-GUID": "sE9G4x3RrGLb6R6MwWB48qz11EvysPLj",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-01_02,2026-04-01_01,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n phishscore=0 priorityscore=1501 adultscore=0 clxscore=1015 suspectscore=0\n malwarescore=0 impostorscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010064"
    },
    "content": "The Waveshare DSI TOUCH family of panels has separate on-board GPIO\ncontroller, which controls power supplies to the panel and the touch\nscreen and provides reset pins for both the panel and the touchscreen.\nAlso it provides a simple PWM controller for panel backlight. Add\nsupport for this GPIO controller.\n\nSigned-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n---\n drivers/gpio/Kconfig              |  10 ++\n drivers/gpio/Makefile             |   1 +\n drivers/gpio/gpio-waveshare-dsi.c | 220 ++++++++++++++++++++++++++++++++++++++\n 3 files changed, 231 insertions(+)",
    "diff": "diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig\nindex 4c3f6ec336c1..f0bb5cdebf9b 100644\n--- a/drivers/gpio/Kconfig\n+++ b/drivers/gpio/Kconfig\n@@ -804,6 +804,16 @@ config GPIO_VISCONTI\n \thelp\n \t  Say yes here to support GPIO on Tohisba Visconti.\n \n+config GPIO_WAVESHARE_DSI_TOUCH\n+\ttristate \"Waveshare GPIO controller for DSI panels\"\n+\tdepends on BACKLIGHT_CLASS_DEVICE\n+\tdepends on I2C\n+\tselect REGMAP_I2C\n+\thelp\n+\t  Enable support for the GPIO and PWM controller found on Waveshare DSI\n+\t  TOUCH panel kits. It provides GPIOs (used for regulator control and\n+          resets) and backlight support.\n+\n config GPIO_WCD934X\n \ttristate \"Qualcomm Technologies Inc WCD9340/WCD9341 GPIO controller driver\"\n \tdepends on MFD_WCD934X\ndiff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile\nindex 20d4a57afdaa..75ce89fc3b93 100644\n--- a/drivers/gpio/Makefile\n+++ b/drivers/gpio/Makefile\n@@ -207,6 +207,7 @@ obj-$(CONFIG_GPIO_VIRTUSER)\t\t+= gpio-virtuser.o\n obj-$(CONFIG_GPIO_VIRTIO)\t\t+= gpio-virtio.o\n obj-$(CONFIG_GPIO_VISCONTI)\t\t+= gpio-visconti.o\n obj-$(CONFIG_GPIO_VX855)\t\t+= gpio-vx855.o\n+obj-$(CONFIG_GPIO_WAVESHARE_DSI_TOUCH)\t+= gpio-waveshare-dsi.o\n obj-$(CONFIG_GPIO_WCD934X)\t\t+= gpio-wcd934x.o\n obj-$(CONFIG_GPIO_WHISKEY_COVE)\t\t+= gpio-wcove.o\n obj-$(CONFIG_GPIO_WINBOND)\t\t+= gpio-winbond.o\ndiff --git a/drivers/gpio/gpio-waveshare-dsi.c b/drivers/gpio/gpio-waveshare-dsi.c\nnew file mode 100644\nindex 000000000000..30fe7569c150\n--- /dev/null\n+++ b/drivers/gpio/gpio-waveshare-dsi.c\n@@ -0,0 +1,220 @@\n+// SPDX-License-Identifier: GPL-2.0\n+/*\n+ * Copyright (C) 2024 Waveshare International Limited\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ */\n+\n+#include <linux/backlight.h>\n+#include <linux/err.h>\n+#include <linux/fb.h>\n+#include <linux/gpio/driver.h>\n+#include <linux/module.h>\n+#include <linux/of.h>\n+#include <linux/regmap.h>\n+\n+/* I2C registers of the microcontroller. */\n+#define REG_TP\t\t0x94\n+#define REG_LCD\t\t0x95\n+#define REG_PWM\t\t0x96\n+#define REG_SIZE\t0x97\n+#define REG_ID\t\t0x98\n+#define REG_VERSION\t0x99\n+\n+enum {\n+\tGPIO_AVDD = 0,\n+\tGPIO_PANEL_RESET = 1,\n+\tGPIO_BL_ENABLE = 2,\n+\tGPIO_IOVCC = 4,\n+\tGPIO_VCC = 8,\n+\tGPIO_TS_RESET = 9,\n+\tNUM_GPIO = 16,\n+};\n+\n+struct waveshare_gpio {\n+\tstruct mutex dir_lock;\n+\tstruct mutex pwr_lock;\n+\tstruct regmap *regmap;\n+\tu16 poweron_state;\n+\n+\tstruct gpio_chip gc;\n+};\n+\n+static const struct regmap_config waveshare_gpio_regmap_config = {\n+\t.reg_bits = 8,\n+\t.val_bits = 8,\n+\t.max_register = REG_PWM,\n+};\n+\n+static int waveshare_gpio_get(struct waveshare_gpio *state, unsigned int offset)\n+{\n+\tu16 pwr_state;\n+\n+\tmutex_lock(&state->pwr_lock);\n+\tpwr_state = state->poweron_state & BIT(offset);\n+\tmutex_unlock(&state->pwr_lock);\n+\n+\treturn !!pwr_state;\n+}\n+\n+static int waveshare_gpio_set(struct waveshare_gpio *state, unsigned int offset, int value)\n+{\n+\tu16 last_val;\n+\n+\tmutex_lock(&state->pwr_lock);\n+\n+\tlast_val = state->poweron_state;\n+\tif (value)\n+\t\tlast_val |= BIT(offset);\n+\telse\n+\t\tlast_val &= ~BIT(offset);\n+\n+\tstate->poweron_state = last_val;\n+\n+\tregmap_write(state->regmap, REG_TP, last_val >> 8);\n+\tregmap_write(state->regmap, REG_LCD, last_val & 0xff);\n+\n+\tmutex_unlock(&state->pwr_lock);\n+\n+\treturn 0;\n+}\n+\n+static int waveshare_gpio_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)\n+{\n+\treturn GPIO_LINE_DIRECTION_OUT;\n+}\n+\n+static int waveshare_gpio_gpio_get(struct gpio_chip *gc, unsigned int offset)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_get(state, offset);\n+}\n+\n+static int waveshare_gpio_gpio_set(struct gpio_chip *gc, unsigned int offset, int value)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_set(state, offset, value);\n+}\n+\n+static int waveshare_gpio_update_status(struct backlight_device *bl)\n+{\n+\tstruct waveshare_gpio *state = bl_get_data(bl);\n+\tint brightness = backlight_get_brightness(bl);\n+\n+\twaveshare_gpio_set(state, GPIO_BL_ENABLE, brightness);\n+\n+\treturn regmap_write(state->regmap, REG_PWM, brightness);\n+}\n+\n+static const struct backlight_ops waveshare_gpio_bl = {\n+\t.update_status = waveshare_gpio_update_status,\n+};\n+\n+static int waveshare_gpio_i2c_read(struct i2c_client *client, u8 reg, unsigned int *buf)\n+{\n+\tint val;\n+\n+\tval = i2c_smbus_read_byte_data(client, reg);\n+\tif (val < 0)\n+\t\treturn val;\n+\n+\t*buf = val;\n+\n+\treturn 0;\n+}\n+\n+static int waveshare_gpio_probe(struct i2c_client *i2c)\n+{\n+\tstruct backlight_properties props = {};\n+\tstruct waveshare_gpio *state;\n+\tstruct device *dev = &i2c->dev;\n+\tstruct backlight_device *bl;\n+\tstruct regmap *regmap;\n+\tunsigned int data;\n+\tint ret;\n+\n+\tstate = devm_kzalloc(dev, sizeof(*state), GFP_KERNEL);\n+\tif (!state)\n+\t\treturn -ENOMEM;\n+\n+\tret = devm_mutex_init(dev, &state->dir_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tret = devm_mutex_init(dev, &state->pwr_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\ti2c_set_clientdata(i2c, state);\n+\n+\tregmap = devm_regmap_init_i2c(i2c, &waveshare_gpio_regmap_config);\n+\tif (IS_ERR(regmap))\n+\t\treturn dev_err_probe(dev, PTR_ERR(regmap), \"Failed to allocate register map\\n\");\n+\n+\tret = waveshare_gpio_i2c_read(i2c, REG_ID, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel hw id = 0x%x\\n\", data);\n+\n+\tret = waveshare_gpio_i2c_read(i2c, REG_SIZE, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel size = %d\\n\", data);\n+\n+\tret = waveshare_gpio_i2c_read(i2c, REG_VERSION, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel mcu version = 0x%x\\n\", data);\n+\n+\tstate->poweron_state = BIT(GPIO_TS_RESET);\n+\tregmap_write(regmap, REG_TP, state->poweron_state >> 8);\n+\tregmap_write(regmap, REG_LCD, state->poweron_state & 0xff);\n+\tmsleep(20);\n+\n+\tstate->regmap = regmap;\n+\tstate->gc.parent = dev;\n+\tstate->gc.label = i2c->name;\n+\tstate->gc.owner = THIS_MODULE;\n+\tstate->gc.base = -1;\n+\tstate->gc.ngpio = NUM_GPIO;\n+\n+\t/* it is output only */\n+\tstate->gc.get = waveshare_gpio_gpio_get;\n+\tstate->gc.set = waveshare_gpio_gpio_set;\n+\tstate->gc.get_direction = waveshare_gpio_gpio_get_direction;\n+\tstate->gc.can_sleep = true;\n+\n+\tret = devm_gpiochip_add_data(dev, &state->gc, state);\n+\tif (ret)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to create gpiochip\\n\");\n+\n+\tprops.type = BACKLIGHT_RAW;\n+\tprops.max_brightness = 255;\n+\tprops.brightness = 255;\n+\tbl = devm_backlight_device_register(dev, dev_name(dev), dev, state,\n+\t\t\t\t\t    &waveshare_gpio_bl, &props);\n+\treturn PTR_ERR_OR_ZERO(bl);\n+}\n+\n+static const struct of_device_id waveshare_gpio_dt_ids[] = {\n+\t{ .compatible = \"waveshare,dsi-touch-gpio\" },\n+\t{},\n+};\n+MODULE_DEVICE_TABLE(of, waveshare_gpio_dt_ids);\n+\n+static struct i2c_driver waveshare_gpio_regulator_driver = {\n+\t.driver = {\n+\t\t.name = \"waveshare-regulator\",\n+\t\t.of_match_table = of_match_ptr(waveshare_gpio_dt_ids),\n+\t},\n+\t.probe = waveshare_gpio_probe,\n+};\n+\n+module_i2c_driver(waveshare_gpio_regulator_driver);\n+\n+MODULE_DESCRIPTION(\"GPIO controller driver for Waveshare DSI touch panels\");\n+MODULE_LICENSE(\"GPL\");\n",
    "prefixes": [
        "19/19"
    ]
}