Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218396/?format=api
{ "id": 2218396, "url": "http://patchwork.ozlabs.org/api/patches/2218396/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260401-waveshare-dsi-touch-v1-10-5e9119b5a014@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260401-waveshare-dsi-touch-v1-10-5e9119b5a014@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-01T07:26:29", "name": "[10/19] drm/panel: himax-hx8394: support Waveshare DSI panels", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "61802618ca0b7fd55513a930ffa354bd96893419", "submitter": { "id": 90483, "url": "http://patchwork.ozlabs.org/api/people/90483/?format=api", "name": "Dmitry Baryshkov", "email": "dmitry.baryshkov@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260401-waveshare-dsi-touch-v1-10-5e9119b5a014@oss.qualcomm.com/mbox/", "series": [ { "id": 498284, "url": "http://patchwork.ozlabs.org/api/series/498284/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=498284", "date": "2026-04-01T07:26:23", "name": "drm/panel: support Waveshare DSI TOUCH kits", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/498284/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218396/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218396/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34539-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=SWSYUkAu;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=FLLOcoex;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34539-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"SWSYUkAu\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"FLLOcoex\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flxb118Z1z1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 01 Apr 2026 18:34:53 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 194CA30816C4\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 1 Apr 2026 07:28:43 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E6211383C9F;\n\tWed, 1 Apr 2026 07:27:05 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 1822C37F757\n\tfor <linux-gpio@vger.kernel.org>; Wed, 1 Apr 2026 07:27:04 +0000 (UTC)", "from pps.filterd (m0279867.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6312DKq53081367\n\tfor <linux-gpio@vger.kernel.org>; Wed, 1 Apr 2026 07:27:03 GMT", "from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8kdkttrv-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Wed, 01 Apr 2026 07:27:03 +0000 (GMT)", "by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-50b323c43fdso58322641cf.2\n for <linux-gpio@vger.kernel.org>;\n Wed, 01 Apr 2026 00:27:03 -0700 (PDT)", "from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n by smtp.gmail.com with ESMTPSA id\n 38308e7fff4ca-38cb9f31972sm8638421fa.12.2026.04.01.00.26.59\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 01 Apr 2026 00:26:59 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775028425; cv=none;\n b=oxIndofwghhg8i8eeXaVyP1b/cY549WoTxNuPEbigeZ767cSBiTKz/vimn80ARWVX6kLoDNCN65y/CwWyK+KODV6PybXi6aig6u/dTHkR/uf2QuXznqTOa2ONVTD+OXlKl2pUhooVD7W3f/A+bc1Auo8mlfntLpfdZEvG0drcXA=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775028425; c=relaxed/simple;\n\tbh=lO0fno0E364AvSeT99FeqGkbVL+ztqzXRDHADiw/wdU=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=JxMyzKZu4zfhwx0NP5VYPVdrz04uC94u52/AaCh5yz+CklijTFjMpnRItqQ1c0cVG9D/nS+GaWaSyaJo0+vUoB+irw6i8Ei1Co3H2m1lBDQRDX4j/Fu/OifbJCiNjhKiMgeGXc85hiAFd6Um5xfiuBlVIMfTahDwb0j5aOcL6Lk=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=SWSYUkAu;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=FLLOcoex; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tuPvf5EWvzzVSfIl7A8SP9LZt+9mVSFeky29ji3hSV58=; b=SWSYUkAu9iUQyFwy\n\tSfcEMwE2sonQQIWk1aoD2UmwOa7p8Ss4yo/Nwd8UJrmqcg4l+5AkE4n1Ki6VfWCO\n\tU12loDQp9YLUwrNkCLQs/HC99LBwO9bNGVladA9hhtGB9t9UpDJa8uY9Jw7BBzjO\n\tpYBHy/hQD4m/LivZbTSvgOL1iy/uf7/hHsmMt0OTG0zBKNZylVQbLgfoNO9joNf3\n\tbI8RQznsD6XdS2EYG/ENYpgULgsn9fLdtUtR5khn4CMAOWvpkWEkGkUEVha0lJ7n\n\tAjngFlQG2etS5AH76tkl2tQCS898fJh6FtriScpkrONTq0x9A52i2TtLTWb34zR9\n\twGQ2vw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775028422; x=1775633222;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=uPvf5EWvzzVSfIl7A8SP9LZt+9mVSFeky29ji3hSV58=;\n b=FLLOcoex4vl1Mw0MecG7MCVK31LaXiQ4L3AGwCTfJ0Y4Jekaqq54wczjXVwzq9+HOP\n 69SxXn7+aDRaZhC0o/6p//OczB4cjfwvDAFbXapVGmcnoQieb3GQtntxfkm4dx169TBo\n a5ANFiswlB5bXGKlzNIalgKqA7v8HGD7pRR+byyw/asKZFObwkqpIGtJCSf4AUwuzt82\n Q1QsqNnvb+upEfk1PSIufA9O5tDq87AZO0zlN+fDQ2miWNNJhrBhsSsCZEWHw6IZlSKn\n +WxnuPzQokf72mWoxM5dgRrwcz2XiX6Ayyf2ir0lR5yO+x8JnJuXi1hr5ITjL7/zYBin\n vCJw==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775028422; x=1775633222;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=uPvf5EWvzzVSfIl7A8SP9LZt+9mVSFeky29ji3hSV58=;\n b=CYQx3Sui8vfLw97eZCFstlS1BfjwzrmYGYe7mALmHTvuP3Y5amp77rWZWNMm7cYv9h\n SULdljWZHDwEU9q+cHkeOeSXHMwetu2V0d5pRaQaRIbDR2Tsm85jiPM6EZoxVM9BZJjJ\n ulcXnFFx+ETu5gL0jlZonTNWeDuo7R3sJCJ6LuOgb2NAPD6uqPCErt4EF7YO/phBMoUd\n 1H4J18PTt248fAhrpSGuXiRccqXZVILNbEVLyJU6yjT0JSPlTU5sP0ypCMD5asN9ClSw\n I6+MiLuuetGG/B89Gt9trR6BKk0CDWLGgDNhEbMm3NJw3wXq/h4gTuz6fjd148Y3bdD1\n CkUw==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCXeK5dWbS4TnP/D9U7DM7E7uaoIULilNnqAEa7Vsm5rRAbWomkmyySVBOLyGcbGspM/cwlWI6oyQdMk@vger.kernel.org", "X-Gm-Message-State": "AOJu0YxMjdgfHtMSKRXIwigLmdzObDPKJ6pTXKSkW0LDuEp9MES/TtKv\n\tia52Z7k4WZY9O3SyD08WLhkWeWP6aIumvufbXOaMhkoma6u7BwjEA09fNK4Udt8nO/R/uMXGhsj\n\tZHvGG+zj4Trk+Wla7aIeBfUXBajZFSCed7x5EJbTmdVun9V/nIZmfk/KYBRtDewdM", "X-Gm-Gg": "ATEYQzxU5G8S4xqscjiYiTbEG24SU8zf79vbnUmmWqmELNIJYQRCDFZePjK7R5Gp3LG\n\t68wWMdmM+vi8DASehkdzvv9MyZ4FtoKxuo/skc4P7NaARZmf59t9j0Jx8uuipFnTdwRU8YhBfRZ\n\tKnB/8MIezm/jTNgr5P44DAgOqptIHsEfLChLYYPSAQ849aiS5d0+aApOVoLBkG0Hka7QJNAA0wE\n\t/N0L2mJGMfaLYw7E17FibW3Nbw+Eb4bQCPOFQi0foNVcxZq+08ogU39P2fSfbId1daDJw46b2bd\n\tV16Axg9wjDiR37kccqVrJUPo/Du63k0fh7v5gqcRVy0JY05hb+z7f++El3BJK/r7tmUsUcgK9s5\n\toCASRZBgmpqJGm1Xh1cWaVK3HS7ohoNF579VyUJTIXrKXONVDu10xqryX1RK5QhWrWY3ZtmokOg\n\tis/lLOvQUM8/OWrI8pQAjSxqyBLqMr2dMKzzM=", "X-Received": [ "by 2002:ac8:7d0a:0:b0:50b:45f5:a93a with SMTP id\n d75a77b69052e-50d3bb62479mr33282371cf.6.1775028422167;\n Wed, 01 Apr 2026 00:27:02 -0700 (PDT)", "by 2002:ac8:7d0a:0:b0:50b:45f5:a93a with SMTP id\n d75a77b69052e-50d3bb62479mr33282151cf.6.1775028421579;\n Wed, 01 Apr 2026 00:27:01 -0700 (PDT)" ], "From": "Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>", "Date": "Wed, 01 Apr 2026 10:26:29 +0300", "Subject": "[PATCH 10/19] drm/panel: himax-hx8394: support Waveshare DSI\n panels", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260401-waveshare-dsi-touch-v1-10-5e9119b5a014@oss.qualcomm.com>", "References": "<20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com>", "In-Reply-To": "<20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com>", "To": "Neil Armstrong <neil.armstrong@linaro.org>,\n Jessica Zhang <jesszhan0024@gmail.com>,\n David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,\n Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n Maxime Ripard <mripard@kernel.org>,\n Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n Ondrej Jirman <megi@xff.cz>,\n Javier Martinez Canillas <javierm@redhat.com>,\n Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Bartosz Golaszewski <brgl@kernel.org>", "Cc": "dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=11382;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=lO0fno0E364AvSeT99FeqGkbVL+ztqzXRDHADiw/wdU=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpzMisklho0D3vESkQ4fmS068Knq50uBtpiLe3I\n snn5kz2xCGJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaczIrAAKCRCLPIo+Aiko\n 1XIqB/9zql2lMw6YAkmcCaiKJND4sAmnxVxt+fmPveVP3wLcmBeS7zO5+fD4d/H9Q3upXFx/pyl\n Uw/EKDwEg9Cesr9W61V7r1RR20T5L3Nn2PG3A7MUpUqF896kziTzlhxWCho7Jg7HZtdZC/GxEcK\n Q9X0dfppZtmzDmzCbjJfmB58Mx4O8Em5OhxGPNYoP2O/+OnKtMw6D2oMBbyDULzUiVaxCalN43a\n uWo7fBsDlwoqVAzL3vAFXkZKeLtlyHzNyfiflpzZPKWKbKFmfyPUzkzP7dI42xRcfrUdsECEiin\n o9XpVcgkwpQ+IRfFyNhVrkDNrTzno99ytBInxDGNlcAii4Fa", "X-Developer-Key": "i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAxMDA2NCBTYWx0ZWRfXxl92M8L2ThWh\n qPbVFQQgHJAe5ksrxCky2tk3TjRLw4x/b3954UVkQa6LWUkio7SENnpHzr9bOUJ+Of2tbRDPsTg\n GIN2HGMlHWacmepFiUXoGOIRsWBI62Kv7/2manqHD9l7hBACkLX8vGkxyn6V84wbKqFaEtjNSKh\n 8ichxDLFbMA+ca7/hPGkdBigsT/TGbvrt/fOsYwVanfXkxFMiCymdxiPvgVL2SBa0shNbE6f5wV\n gkA03oOs9wgO9dn55A5nsaoiQgcZ/Ov7txCSYeED76/AVG8qmLEhR/x6N594W9my/wa7EZmGuey\n EagTGVA8eb10OtW72kWfYQRJsUkZB0NwbbzSoTcRYmH7+ovAxaEeN9trwMQmHYHT+1Nfizoe6I6\n nQ3mh0Gb+HfGMJEvnKDkDXSGdsy2kDpXE9I/jQ1P9fwlyWoM4WiI8td6Ukiz4yipw+MEdZORr4p\n VQgRYgZmQ2yIytFeBQw==", "X-Proofpoint-GUID": "469k5zjKlYrBMq342CLhapHZqmSnbj8r", "X-Authority-Analysis": "v=2.4 cv=YsQChoYX c=1 sm=1 tr=0 ts=69ccc8c7 cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8\n a=8LC8iulc4pHAooHhkrkA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22", "X-Proofpoint-ORIG-GUID": "469k5zjKlYrBMq342CLhapHZqmSnbj8r", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-01_02,2026-04-01_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n suspectscore=0 spamscore=0 bulkscore=0 clxscore=1015 impostorscore=0\n phishscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501\n malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001\n definitions=main-2604010064" }, "content": "Enable support for Waveshare 5.0\" and 5.5\" DSI TOUCH-A panels.\n\nSigned-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n---\n drivers/gpu/drm/panel/panel-himax-hx8394.c | 244 +++++++++++++++++++++++++++++\n 1 file changed, 244 insertions(+)", "diff": "diff --git a/drivers/gpu/drm/panel/panel-himax-hx8394.c b/drivers/gpu/drm/panel/panel-himax-hx8394.c\nindex 1f23c50b6661..bf80354567df 100644\n--- a/drivers/gpu/drm/panel/panel-himax-hx8394.c\n+++ b/drivers/gpu/drm/panel/panel-himax-hx8394.c\n@@ -44,6 +44,7 @@\n #define HX8394_CMD_SETID\t 0xc3\n #define HX8394_CMD_SETDDB\t 0xc4\n #define HX8394_CMD_UNKNOWN2\t 0xc6\n+#define HX8394_CMD_UNKNOWN6\t 0xc7\n #define HX8394_CMD_SETCABC\t 0xc9\n #define HX8394_CMD_SETCABCGAIN\t 0xca\n #define HX8394_CMD_SETPANEL\t 0xcc\n@@ -618,6 +619,247 @@ static const struct hx8394_panel_desc hl055fhav028c_desc = {\n \t.init_sequence = hl055fhav028c_init_sequence,\n };\n \n+static void waveshare_5_0_inch_a_init_sequence(struct mipi_dsi_multi_context *dsi_ctx)\n+{\n+\t/* 5.19.8 SETEXTC: Set extension command (B9h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETEXTC,\n+\t\t\t\t 0xff, 0x83, 0x94);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x48, 0x0a, 0x6a, 0x09, 0x33, 0x54, 0x71, 0x71, 0x2e, 0x45);\n+\n+\t/* 5.19.9 SETMIPI: Set MIPI control (BAh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETMIPI,\n+\t\t\t\t 0x61, 0x03, 0x68, 0x6b, 0xb2, 0xc0);\n+\n+\t/* 5.19.3 SETDISP: Set display related register (B2h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETDISP,\n+\t\t\t\t 0x00, 0x80, 0x64, 0x0c, 0x06, 0x2f);\n+\n+\t/* 5.19.4 SETCYC: Set display waveform cycles (B4h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETCYC,\n+\t\t\t\t 0x1c, 0x78, 0x1c, 0x78, 0x1c, 0x78, 0x01, 0x0c, 0x86, 0x75,\n+\t\t\t\t 0x00, 0x3f, 0x1c, 0x78, 0x1c, 0x78, 0x1c, 0x78, 0x01, 0x0c,\n+\t\t\t\t 0x86);\n+\n+\t/* 5.19.19 SETGIP0: Set GIP Option0 (D3h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP0,\n+\t\t\t\t 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x08, 0x32, 0x10,\n+\t\t\t\t 0x05, 0x00, 0x05, 0x32, 0x13, 0xc1, 0x00, 0x01, 0x32, 0x10,\n+\t\t\t\t 0x08, 0x00, 0x00, 0x37, 0x03, 0x07, 0x07, 0x37, 0x05, 0x05,\n+\t\t\t\t 0x37, 0x0c, 0x40);\n+\n+\t/* 5.19.20 Set GIP Option1 (D5h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP1,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x22, 0x23, 0x20, 0x21, 0x04, 0x05,\n+\t\t\t\t 0x06, 0x07, 0x00, 0x01, 0x02, 0x03, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x19, 0x19, 0x19, 0x19);\n+\n+\t/* 5.19.21 Set GIP Option2 (D6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP2,\n+\t\t\t\t 0x18, 0x18, 0x19, 0x19, 0x21, 0x20, 0x23, 0x22, 0x03, 0x02,\n+\t\t\t\t 0x01, 0x00, 0x07, 0x06, 0x05, 0x04, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x19, 0x19, 0x18, 0x18);\n+\n+\t/* 5.19.25 SETGAMMA: Set gamma curve related setting (E0h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGAMMA,\n+\t\t\t\t 0x07, 0x08, 0x09, 0x0d, 0x10, 0x14, 0x16, 0x13, 0x24, 0x36,\n+\t\t\t\t 0x48, 0x4a, 0x58, 0x6f, 0x76, 0x80, 0x97, 0xa5, 0xa8, 0xb5,\n+\t\t\t\t 0xc6, 0x62, 0x63, 0x68, 0x6f, 0x72, 0x78, 0x7f, 0x7f, 0x00,\n+\t\t\t\t 0x02, 0x08, 0x0d, 0x0c, 0x0e, 0x0f, 0x10, 0x24, 0x36, 0x48,\n+\t\t\t\t 0x4a, 0x58, 0x6f, 0x78, 0x82, 0x99, 0xa4, 0xa0, 0xb1, 0xc0,\n+\t\t\t\t 0x5e, 0x5e, 0x64, 0x6b, 0x6c, 0x73, 0x7f, 0x7f);\n+\n+\t/* 5.19.17 SETPANEL (CCh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPANEL,\n+\t\t\t\t 0x0b);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN1,\n+\t\t\t\t 0x1f, 0x73);\n+\n+\t/* 5.19.5 SETVCOM: Set VCOM voltage (B6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETVCOM,\n+\t\t\t\t 0x6b, 0x6b);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN3,\n+\t\t\t\t 0x02);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x01);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN5,\n+\t\t\t\t 0x40, 0x81, 0x50, 0x00, 0x1a, 0xfc, 0x01);\n+};\n+\n+static const struct drm_display_mode waveshare_5_0_inch_a_mode = {\n+\t.clock = 70000,\n+\t.hdisplay = 720,\n+\t.hsync_start = 720 + 40,\n+\t.hsync_end = 720 + 40 + 20,\n+\t.htotal = 720 + 40 + 20 + 20,\n+\t.vdisplay = 1280,\n+\t.vsync_start = 1280 + 30,\n+\t.vsync_end = 1280 + 30 + 10,\n+\t.vtotal = 1280 + 30 + 10 + 4,\n+\t.width_mm = 62,\n+\t.height_mm = 110,\n+};\n+\n+static const struct hx8394_panel_desc waveshare_5_0_inch_a_desc = {\n+\t.mode = &waveshare_5_0_inch_a_mode,\n+\t.lanes = 2,\n+\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n+\t\t MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n+\t.format = MIPI_DSI_FMT_RGB888,\n+\t.init_sequence = waveshare_5_0_inch_a_init_sequence,\n+};\n+\n+static const struct drm_display_mode waveshare_5_5_inch_a_mode = {\n+\t.clock = 65000,\n+\t.hdisplay = 720,\n+\t.hsync_start = 720 + 50,\n+\t.hsync_end = 720 + 50 + 50,\n+\t.htotal = 720 + 50 + 50 + 10,\n+\t.vdisplay = 1280,\n+\t.vsync_start = 1280 + 15,\n+\t.vsync_end = 1280 + 15 + 12,\n+\t.vtotal = 1280 + 15 + 12 + 4,\n+\t.width_mm = 62,\n+\t.height_mm = 110,\n+};\n+\n+static void waveshare_5_5_inch_a_init_sequence(struct mipi_dsi_multi_context *dsi_ctx)\n+{\n+\t/* 5.19.8 SETEXTC: Set extension command (B9h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETEXTC,\n+\t\t\t\t 0xff, 0x83, 0x94);\n+\n+\t/* 5.19.9 SETMIPI: Set MIPI control (BAh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETMIPI,\n+\t\t\t\t 0x61, 0x03, 0x68, 0x6b, 0xb2, 0xc0);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x48, 0x12, 0x72, 0x09, 0x32, 0x54, 0x71, 0x71, 0x57, 0x47);\n+\n+\t/* 5.19.3 SETDISP: Set display related register (B2h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETDISP,\n+\t\t\t\t 0x00, 0x80, 0x64, 0x0c, 0x0d, 0x2f);\n+\n+\t/* 5.19.4 SETCYC: Set display waveform cycles (B4h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETCYC,\n+\t\t\t\t 0x73, 0x74, 0x73, 0x74, 0x73, 0x74, 0x01, 0x0c, 0x86, 0x75,\n+\t\t\t\t 0x00, 0x3f, 0x73, 0x74, 0x73, 0x74, 0x73, 0x74, 0x01, 0x0c,\n+\t\t\t\t 0x86);\n+\n+\t/* 5.19.5 SETVCOM: Set VCOM voltage (B6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETVCOM,\n+\t\t\t\t 0x86, 0x86);\n+\n+\t/* 5.19.19 SETGIP0: Set GIP Option0 (D3h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP0,\n+\t\t\t\t 0x00, 0x00, 0x07, 0x07, 0x40, 0x07, 0x0c, 0x00, 0x08, 0x10,\n+\t\t\t\t 0x08, 0x00, 0x08, 0x54, 0x15, 0x0a, 0x05, 0x0a, 0x02, 0x15,\n+\t\t\t\t 0x06, 0x05, 0x06, 0x47, 0x44, 0x0a, 0x0a, 0x4b, 0x10, 0x07,\n+\t\t\t\t 0x07, 0x0c, 0x40);\n+\n+\t/* 5.19.20 Set GIP Option1 (D5h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP1,\n+\t\t\t\t 0x1c, 0x1c, 0x1d, 0x1d, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05,\n+\t\t\t\t 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x24, 0x25, 0x18, 0x18,\n+\t\t\t\t 0x26, 0x27, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x20, 0x21,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18);\n+\n+\t/* 5.19.21 Set GIP Option2 (D6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP2,\n+\t\t\t\t 0x1c, 0x1c, 0x1d, 0x1d, 0x07, 0x06, 0x05, 0x04, 0x03, 0x02,\n+\t\t\t\t 0x01, 0x00, 0x0b, 0x0a, 0x09, 0x08, 0x21, 0x20, 0x18, 0x18,\n+\t\t\t\t 0x27, 0x26, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x25, 0x24,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18);\n+\n+\t/* 5.19.25 SETGAMMA: Set gamma curve related setting (E0h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGAMMA,\n+\t\t\t\t 0x00, 0x13, 0x21, 0x28, 0x2b, 0x2e, 0x32, 0x2f, 0x61, 0x6e,\n+\t\t\t\t 0x7e, 0x7b, 0x80, 0x8f, 0x91, 0x93, 0x9d, 0x9d, 0x97, 0xa4,\n+\t\t\t\t 0xb1, 0x57, 0x55, 0x58, 0x5d, 0x60, 0x67, 0x74, 0x7f, 0x00,\n+\t\t\t\t 0x13, 0x21, 0x28, 0x2b, 0x2e, 0x32, 0x2f, 0x61, 0x6e, 0x7d,\n+\t\t\t\t 0x7b, 0x7f, 0x8e, 0x90, 0x93, 0x9c, 0x9d, 0x98, 0xa4, 0xb1,\n+\t\t\t\t 0x58, 0x55, 0x59, 0x5e, 0x61, 0x68, 0x76, 0x7f);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN1,\n+\t\t\t\t 0x1f, 0x31);\n+\n+\t/* 5.19.17 SETPANEL (CCh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPANEL,\n+\t\t\t\t 0x07);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN3,\n+\t\t\t\t 0x02);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x02);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN4,\n+\t\t\t\t 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t 0xff, 0xff);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x01);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN2,\n+\t\t\t\t 0xed);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN6,\n+\t\t\t\t 0x00, 0xc0);\n+};\n+\n+static const struct hx8394_panel_desc waveshare_5_5_inch_a_desc = {\n+\t.mode = &waveshare_5_5_inch_a_mode,\n+\t.lanes = 2,\n+\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n+\t\t MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n+\t.format = MIPI_DSI_FMT_RGB888,\n+\t.init_sequence = waveshare_5_5_inch_a_init_sequence,\n+};\n+\n static int hx8394_disable(struct drm_panel *panel)\n {\n \tstruct hx8394 *ctx = panel_to_hx8394(panel);\n@@ -815,6 +1057,8 @@ static const struct of_device_id hx8394_of_match[] = {\n \t{ .compatible = \"huiling,hl055fhav028c\", .data = &hl055fhav028c_desc },\n \t{ .compatible = \"powkiddy,x55-panel\", .data = &powkiddy_x55_desc },\n \t{ .compatible = \"microchip,ac40t08a-mipi-panel\", .data = &mchp_ac40t08a_desc },\n+\t{ .compatible = \"waveshare,5.0-dsi-touch-a\", .data = &waveshare_5_0_inch_a_desc },\n+\t{ .compatible = \"waveshare,5.5-dsi-touch-a\", .data = &waveshare_5_5_inch_a_desc },\n \t{ /* sentinel */ }\n };\n MODULE_DEVICE_TABLE(of, hx8394_of_match);\n", "prefixes": [ "10/19" ] }