Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218160/?format=api
{ "id": 2218160, "url": "http://patchwork.ozlabs.org/api/patches/2218160/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260331-parse_iommu_cells-v12-1-decfd305eea9@oss.qualcomm.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331-parse_iommu_cells-v12-1-decfd305eea9@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-03-31T14:04:46", "name": "[v12,1/3] of: Add convenience wrappers for of_map_id()", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "67617829e1b8cda81cacfb33ab869df2e7583dbe", "submitter": { "id": 92739, "url": "http://patchwork.ozlabs.org/api/people/92739/?format=api", "name": "Vijayanand Jitta", "email": "vijayanand.jitta@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260331-parse_iommu_cells-v12-1-decfd305eea9@oss.qualcomm.com/mbox/", "series": [ { "id": 498207, "url": "http://patchwork.ozlabs.org/api/series/498207/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=498207", "date": "2026-03-31T14:04:46", "name": "of: parsing of multi #{iommu,msi}-cells in maps", "version": 12, "mbox": "http://patchwork.ozlabs.org/series/498207/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218160/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218160/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-51573-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=RgiUSu9g;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=W8YJy2P9;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-51573-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"RgiUSu9g\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"W8YJy2P9\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flVJm0F64z1yCp\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 01 Apr 2026 01:06:00 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 200EA3029679\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 14:05:34 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 655B53FA5D2;\n\tTue, 31 Mar 2026 14:05:26 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C3A4F3F9F58\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:21 +0000 (UTC)", "from pps.filterd (m0279870.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62VAovHi1841331\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:20 GMT", "from mail-pl1-f199.google.com (mail-pl1-f199.google.com\n [209.85.214.199])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d80rskg33-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:20 +0000 (GMT)", "by mail-pl1-f199.google.com with SMTP id\n d9443c01a7336-2b242b9359aso33191045ad.0\n for <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 07:05:20 -0700 (PDT)", "from hu-vjitta-hyd.qualcomm.com ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b24264292asm118311945ad.4.2026.03.31.07.05.07\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 31 Mar 2026 07:05:17 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774965926; cv=none;\n b=SpKQzQO/QuxqYg9OMPUl1WGbKMUB9OWguj/TkSPlm5DuFS1a9ABc5jBiSl0qHVfx1tL3aYhC3pEMdsUmPGMRZULkLGi2cuKqIgAaiwLLo84lIHmr7HWjZCB1fURLOfDmxZInQXSyKe230eErX5TzmF3p7n3z2mu7SWB/s78raN8=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774965926; c=relaxed/simple;\n\tbh=bmn9oR4CHseVq+Q1yzNkzndMq0RHssJSS9rv7b6NSno=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=lkEsoESVzd9cWxzxK9Fhvv3pIL0XR9oxNcJu/iOC7pmt6FLZDpvKMVXsTzsKUx7CWKnaLWKCrnGIMYqn0D+E86SRo2tE0Z+QUQ3dvPYWzzWOQvxdL1Fa1yXfgCTNvNcnWcAT35qOP8vLNfMhiWM7anQrtwtZhl7l9MRwkAPG6uY=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=RgiUSu9g;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=W8YJy2P9; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tQkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=; b=RgiUSu9g7AoFyfvs\n\tptTYIVlwTLWC9JMVG87FjWuMJhT3X+bdqzD2zspSf8TGK2V23VRlvI2vJdP1tOBc\n\tHGYsn6U138NuT08zss8A6YtH5ke9KV2LT3db8OARBEvAN+gXMg3+rwGDIRiGjv3G\n\tqGy85z/wQ5RuHNOOBCE7VFgPS/aUfBoqz+e6VGzzcz/MmhsV5z30sAxrVwZmj8Uk\n\tGOo/L9byvX/voIrGGQKM+31zAnE5mUY8jykPmvbdxjT8DkakS0FYfgqReU4pbA8V\n\tdrCd4Ldw5qP3KsSuZCDenW+gQWo400PINJ6i6nGUOOTmOrCePDsCGLdqMS9rffHz\n\tkuplrw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1774965919; x=1775570719;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=QkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=;\n b=W8YJy2P9sbhyArw3f8l0Gj/e/a4jNx9NJ4eVVNfi5QPWChXt+QQsRsDjhbhbVZq4/W\n qmt8aRz2ildIL4QzybKeXNlLPnAraTTgK2XZJjhBm+PEK6hKw1hjsWNSkJ/+pku3rxNy\n D6CvahUQOjY5x3BD2OfqzgPg/dpW/w4o3JwalcxxUTsfezY8mRGyVvKywpgs1a+I7hqS\n ZznVRKKsuRAaJlOKnOirv2zuYqm1c7a6uY0QQQ34YWKF/e3w6RzbTkX8NhwTHgPWV6D3\n +QxKC4SV3bN3k6HT6gKawCO5/O7ox4QgU6J2R7OczXzIaAln0Xp4KCMxnHpv6zWUdRPG\n ereA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774965919; x=1775570719;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=QkYW84mNfsxJu25KdM9HhqHWqHHn7yyj15gOr+bOnfo=;\n b=Y5hOVUqiOkRg7kXpFSN/hviwNkWOlmC1h0tOqOzGk66A8iWvmmuxwcap3Yjdk9g0Kh\n yu4PJJ8ENkL/0sUTfeU9x7Ns8/QCDWc4lXqoNx4/jD4BXeQBvGbgV6Kk+W5X73xNMiJx\n qEis8INzclCF1UMjohqQCz8PEOz+NxUBZYklE8QIm5U2YWnLgJXo2hth9bcz7NjXUPBZ\n QrobnLs+4LG8QuO7ZhlKDBNlSjMTleI2WVBHCccUFl+Hc+5a1NVaBVLlBUyK2F2c4HEz\n 52FhnRrQBXUA/Y4F9gY768ZYMCcP1L+re7+OLBgTTc1KUIbyBiwKBVO9CBkMhNbK89TJ\n floQ==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCWXk5+39qkqNljl4d9uy+bfh+4HuWqJ+92Rlo33uFujTIxNTWp7Ya/L/c5Ip/XSnTKeWgoFQAjbDoY=@vger.kernel.org", "X-Gm-Message-State": "AOJu0YwynohllB595AEDrorPD0A9WxJJg9+Cjo96r5AgLgLYj2cXtdL6\n\t8tZqCr8WCB3lnK8xxpFluFT4IXZ31KuZQyTLqWvWplZdZgamzCHtpgDh+9uxM/2KbaMNiVUCfrF\n\tc55JPtqUfpuJvC/R+CzdmBzYs9EKA8JztkgfUssa2pZAMmK0NyZWcMrcsbc8YsKA=", "X-Gm-Gg": "ATEYQzynSiuu+yt6+/tlmns6mPXmhtPw3CCsEg7sVDlvKoaCmuFEDTZxQlN+yjVcW+m\n\tNtHTgPPJajh0juNbz3C8WpjvORQCKcSw5VZ8qxhcu52y/55mtw8iLb+U9g9N92/dvOWP5WLiDbA\n\tRafYd7gCCEPTvgAiEsjeTuPdUB+vZTBM2CXcX/ZW14F/Fpe+Bk8XpRpXhjImtWNlh0sIfyEcRtq\n\tUzyyBuufx1SwCC9fs8X2pTyCwuimdDfiKvTVFMyk+UzVDP8dyAmJsaF5tHRZizoLPM08e+BrJMt\n\tlRObCu7rium3WFrM4GmD5hOoULl2R3oqQaf5Ctg0qyTnxkR7B3SrEfIg0z96pzGA0suRkqMissw\n\tn9mM4ajYsOJjEF24pE6Pk7rU9CePFFoVf20dSzCmJEK9nkX/nENhCZSPC", "X-Received": [ "by 2002:a17:902:db08:b0:2ae:cb0e:fd59 with SMTP id\n d9443c01a7336-2b0cdc0fc5emr165601705ad.8.1774965918977;\n Tue, 31 Mar 2026 07:05:18 -0700 (PDT)", "by 2002:a17:902:db08:b0:2ae:cb0e:fd59 with SMTP id\n d9443c01a7336-2b0cdc0fc5emr165600885ad.8.1774965918166;\n Tue, 31 Mar 2026 07:05:18 -0700 (PDT)" ], "From": "Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "Date": "Tue, 31 Mar 2026 19:34:46 +0530", "Subject": "[PATCH v12 1/3] of: Add convenience wrappers for of_map_id()", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260331-parse_iommu_cells-v12-1-decfd305eea9@oss.qualcomm.com>", "References": "<20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com>", "In-Reply-To": "<20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com>", "To": "Nipun Gupta <nipun.gupta@amd.com>,\n Nikhil Agarwal <nikhil.agarwal@amd.com>, Joerg Roedel <joro@8bytes.org>,\n Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,\n Marc Zyngier <maz@kernel.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>,\n Thomas Gleixner <tglx@kernel.org>, Saravana Kannan <saravanak@kernel.org>,\n Richard Zhu <hongxing.zhu@nxp.com>, Lucas Stach <l.stach@pengutronix.de>,\n\t=?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Frank Li <Frank.Li@nxp.com>, Sascha Hauer <s.hauer@pengutronix.de>,\n Pengutronix Kernel Team <kernel@pengutronix.de>,\n Fabio Estevam <festevam@gmail.com>, Juergen Gross <jgross@suse.com>,\n Stefano Stabellini <sstabellini@kernel.org>,\n Oleksandr Tyshchenko <oleksandr_tyshchenko@epam.com>,\n Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,\n Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>,\n Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Prakash Gupta <prakash.gupta@oss.qualcomm.com>,\n Vikash Garodia <vikash.garodia@oss.qualcomm.com>", "Cc": "linux-kernel@vger.kernel.org, iommu@lists.linux.dev,\n linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,\n linux-pci@vger.kernel.org, imx@lists.linux.dev,\n xen-devel@lists.xenproject.org, linux-arm-msm@vger.kernel.org,\n Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1774965896; l=8620;\n i=vijayanand.jitta@oss.qualcomm.com; s=20260301; h=from:subject:message-id;\n bh=Bsp9hT6sgzNh1NrIZ0uduUy4Yj5U0gq9szC+ECoPqVA=;\n b=tsEE+RQ7gWHQGS4XxDdkilLUkkMXlbqEzvoPUXNHXZ53+KX3OuKmN7j4DXkq1ONE/QupEszbc\n gIFNjHgeJiVBTFUAyAwqSBUYHZeIsBYMofr3AlrciWtlyxmdcakIFGy", "X-Developer-Key": "i=vijayanand.jitta@oss.qualcomm.com; a=ed25519;\n pk=Lpi7Cs3wHe8KZtqvyci7FTOLzsKpEHKGCaPNZw+1zRI=", "X-Proofpoint-GUID": "cDLs9yzNC1784kVyqs0TP8NVrWcnWyfa", "X-Authority-Analysis": "v=2.4 cv=VInQXtPX c=1 sm=1 tr=0 ts=69cbd4a0 cx=c_pps\n a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22\n a=7CQSdrXTAAAA:8 a=VwQbUJbxAAAA:8 a=8AirrxEcAAAA:8 a=1XWaLZrsAAAA:8\n a=EUspDBNiAAAA:8 a=f4O9XJQV64orvU1ydW8A:9 a=QEXdDO2ut3YA:10\n a=324X-CrmTo6CU4MGRt3R:22 a=a-qgeE7W1pNrGK8U0ZQC:22 a=ST-jHhOKWsTCqRlWije3:22", "X-Proofpoint-ORIG-GUID": "cDLs9yzNC1784kVyqs0TP8NVrWcnWyfa", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzMxMDEzNyBTYWx0ZWRfXwrYSOTPPdh+W\n NWPPSpeB4NqSdfLo47+JlhIDs0o8/AxUKYrHxtlB1EG3qMIfseqG+c1ci+lbXZTjju5IHN3LloU\n Ka+iObWXtHvWgxVDko+iAZrQh4KhGBb37KXPe/AZDPwpgTeXj6tueZzvAwwbYaZiY+8eR5tocvF\n HWU7y1OuQoD0VBY2cKTlmY2mmb5k5JfQfCk5jX+brFRGjVpVVTvGJfRCdqcLecdRAnpAVZm1kkB\n w4eQMrLvnyZCzNyyvBGmjguiX8vdaKOZaw3hCbJoMQdL3MCctI//ahiu4pYX3grsbS9QAmVCNlF\n dr+cohw/n4R3tekGteejYzlAkR1n4z63iIGkp43Rzi+e+Jv/6YEIr9Y6Rsfvh75F+l0SX2K0LfZ\n EUU1Oi6PzgjyvJTq//6eO7fMii7qXMQ5pYzi7wd/+UC1J+tyy97Mx560Rn0oSFll9O5z+1kFWmU\n nuYFJZp/Uh6IQ1wuVjA==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-31_03,2026-03-31_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n adultscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 spamscore=0\n impostorscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310137" }, "content": "From: Robin Murphy <robin.murphy@arm.com>\n\nSince we now have quite a few users parsing \"iommu-map\" and \"msi-map\"\nproperties, give them some wrappers to conveniently encapsulate the\nappropriate sets of property names. This will also make it easier to\nthen change of_map_id() to correctly account for specifier cells.\n\nReviewed-by: Rob Herring (Arm) <robh@kernel.org>\nReviewed-by: Frank Li <Frank.Li@nxp.com>\nAcked-by: Marc Zyngier <maz@kernel.org>\nAcked-by: Bjorn Helgaas <bhelgaas@google.com>\nSigned-off-by: Robin Murphy <robin.murphy@arm.com>\nSigned-off-by: Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>\n---\n drivers/cdx/cdx_msi.c | 3 +--\n drivers/iommu/of_iommu.c | 4 +---\n drivers/irqchip/irq-gic-its-msi-parent.c | 2 +-\n drivers/of/base.c | 38 ++++++++++++++++++++++++++++++++\n drivers/of/irq.c | 3 +--\n drivers/pci/controller/dwc/pci-imx6.c | 6 ++---\n drivers/pci/controller/pcie-apple.c | 3 +--\n drivers/xen/grant-dma-ops.c | 3 +--\n include/linux/of.h | 18 +++++++++++++++\n 9 files changed, 64 insertions(+), 16 deletions(-)", "diff": "diff --git a/drivers/cdx/cdx_msi.c b/drivers/cdx/cdx_msi.c\nindex 91b95422b263..63b3544ec997 100644\n--- a/drivers/cdx/cdx_msi.c\n+++ b/drivers/cdx/cdx_msi.c\n@@ -128,8 +128,7 @@ static int cdx_msi_prepare(struct irq_domain *msi_domain,\n \tint ret;\n \n \t/* Retrieve device ID from requestor ID using parent device */\n-\tret = of_map_id(parent->of_node, cdx_dev->msi_dev_id, \"msi-map\", \"msi-map-mask\",\n-\t\t\tNULL, &dev_id);\n+\tret = of_map_msi_id(parent->of_node, cdx_dev->msi_dev_id, NULL, &dev_id);\n \tif (ret) {\n \t\tdev_err(dev, \"of_map_id failed for MSI: %d\\n\", ret);\n \t\treturn ret;\ndiff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c\nindex 6b989a62def2..a511ecf21fcd 100644\n--- a/drivers/iommu/of_iommu.c\n+++ b/drivers/iommu/of_iommu.c\n@@ -48,9 +48,7 @@ static int of_iommu_configure_dev_id(struct device_node *master_np,\n \tstruct of_phandle_args iommu_spec = { .args_count = 1 };\n \tint err;\n \n-\terr = of_map_id(master_np, *id, \"iommu-map\",\n-\t\t\t \"iommu-map-mask\", &iommu_spec.np,\n-\t\t\t iommu_spec.args);\n+\terr = of_map_iommu_id(master_np, *id, &iommu_spec.np, iommu_spec.args);\n \tif (err)\n \t\treturn err;\n \ndiff --git a/drivers/irqchip/irq-gic-its-msi-parent.c b/drivers/irqchip/irq-gic-its-msi-parent.c\nindex d36b278ae66c..b63343a227a9 100644\n--- a/drivers/irqchip/irq-gic-its-msi-parent.c\n+++ b/drivers/irqchip/irq-gic-its-msi-parent.c\n@@ -180,7 +180,7 @@ static int of_pmsi_get_msi_info(struct irq_domain *domain, struct device *dev, u\n \n \tstruct device_node *msi_ctrl __free(device_node) = NULL;\n \n-\treturn of_map_id(dev->of_node, dev->id, \"msi-map\", \"msi-map-mask\", &msi_ctrl, dev_id);\n+\treturn of_map_msi_id(dev->of_node, dev->id, &msi_ctrl, dev_id);\n }\n \n static int its_pmsi_prepare(struct irq_domain *domain, struct device *dev,\ndiff --git a/drivers/of/base.c b/drivers/of/base.c\nindex 57420806c1a2..ae04487bd614 100644\n--- a/drivers/of/base.c\n+++ b/drivers/of/base.c\n@@ -2201,3 +2201,41 @@ int of_map_id(const struct device_node *np, u32 id,\n \treturn 0;\n }\n EXPORT_SYMBOL_GPL(of_map_id);\n+\n+/**\n+ * of_map_iommu_id - Translate an ID using \"iommu-map\" bindings.\n+ * @np: root complex device node.\n+ * @id: Requester ID of the device (e.g. PCI RID/BDF or a platform\n+ * stream/device ID) used as the lookup key in the iommu-map table.\n+ * @target: optional pointer to a target device node.\n+ * @id_out: optional pointer to receive the translated ID.\n+ *\n+ * Convenience wrapper around of_map_id() using \"iommu-map\" and \"iommu-map-mask\".\n+ *\n+ * Return: 0 on success or a standard error code on failure.\n+ */\n+int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn of_map_id(np, id, \"iommu-map\", \"iommu-map-mask\", target, id_out);\n+}\n+EXPORT_SYMBOL_GPL(of_map_iommu_id);\n+\n+/**\n+ * of_map_msi_id - Translate an ID using \"msi-map\" bindings.\n+ * @np: root complex device node.\n+ * @id: Requester ID of the device (e.g. PCI RID/BDF or a platform\n+ * stream/device ID) used as the lookup key in the msi-map table.\n+ * @target: optional pointer to a target device node.\n+ * @id_out: optional pointer to receive the translated ID.\n+ *\n+ * Convenience wrapper around of_map_id() using \"msi-map\" and \"msi-map-mask\".\n+ *\n+ * Return: 0 on success or a standard error code on failure.\n+ */\n+int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn of_map_id(np, id, \"msi-map\", \"msi-map-mask\", target, id_out);\n+}\n+EXPORT_SYMBOL_GPL(of_map_msi_id);\ndiff --git a/drivers/of/irq.c b/drivers/of/irq.c\nindex 6367c67732d2..e37c1b3f8736 100644\n--- a/drivers/of/irq.c\n+++ b/drivers/of/irq.c\n@@ -817,8 +817,7 @@ u32 of_msi_xlate(struct device *dev, struct device_node **msi_np, u32 id_in)\n \t * \"msi-map\" or an \"msi-parent\" property.\n \t */\n \tfor (parent_dev = dev; parent_dev; parent_dev = parent_dev->parent) {\n-\t\tif (!of_map_id(parent_dev->of_node, id_in, \"msi-map\",\n-\t\t\t\t\"msi-map-mask\", msi_np, &id_out))\n+\t\tif (!of_map_msi_id(parent_dev->of_node, id_in, msi_np, &id_out))\n \t\t\tbreak;\n \t\tif (!of_check_msi_parent(parent_dev->of_node, msi_np))\n \t\t\tbreak;\ndiff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c\nindex a5b8d0b71677..bff8289f804a 100644\n--- a/drivers/pci/controller/dwc/pci-imx6.c\n+++ b/drivers/pci/controller/dwc/pci-imx6.c\n@@ -1144,8 +1144,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *imx_pcie, u32 rid)\n \tu32 sid = 0;\n \n \ttarget = NULL;\n-\terr_i = of_map_id(dev->of_node, rid, \"iommu-map\", \"iommu-map-mask\",\n-\t\t\t &target, &sid_i);\n+\terr_i = of_map_iommu_id(dev->of_node, rid, &target, &sid_i);\n \tif (target) {\n \t\tof_node_put(target);\n \t} else {\n@@ -1158,8 +1157,7 @@ static int imx_pcie_add_lut_by_rid(struct imx_pcie *imx_pcie, u32 rid)\n \t}\n \n \ttarget = NULL;\n-\terr_m = of_map_id(dev->of_node, rid, \"msi-map\", \"msi-map-mask\",\n-\t\t\t &target, &sid_m);\n+\terr_m = of_map_msi_id(dev->of_node, rid, &target, &sid_m);\n \n \t/*\n \t * err_m target\ndiff --git a/drivers/pci/controller/pcie-apple.c b/drivers/pci/controller/pcie-apple.c\nindex 2d92fc79f6dd..a0937b7b3c4d 100644\n--- a/drivers/pci/controller/pcie-apple.c\n+++ b/drivers/pci/controller/pcie-apple.c\n@@ -764,8 +764,7 @@ static int apple_pcie_enable_device(struct pci_host_bridge *bridge, struct pci_d\n \tdev_dbg(&pdev->dev, \"added to bus %s, index %d\\n\",\n \t\tpci_name(pdev->bus->self), port->idx);\n \n-\terr = of_map_id(port->pcie->dev->of_node, rid, \"iommu-map\",\n-\t\t\t\"iommu-map-mask\", NULL, &sid);\n+\terr = of_map_iommu_id(port->pcie->dev->of_node, rid, NULL, &sid);\n \tif (err)\n \t\treturn err;\n \ndiff --git a/drivers/xen/grant-dma-ops.c b/drivers/xen/grant-dma-ops.c\nindex c2603e700178..1b7696b2d762 100644\n--- a/drivers/xen/grant-dma-ops.c\n+++ b/drivers/xen/grant-dma-ops.c\n@@ -325,8 +325,7 @@ static int xen_dt_grant_init_backend_domid(struct device *dev,\n \t\tstruct pci_dev *pdev = to_pci_dev(dev);\n \t\tu32 rid = PCI_DEVID(pdev->bus->number, pdev->devfn);\n \n-\t\tif (of_map_id(np, rid, \"iommu-map\", \"iommu-map-mask\", &iommu_spec.np,\n-\t\t\t\tiommu_spec.args)) {\n+\t\tif (of_map_iommu_id(np, rid, &iommu_spec.np, iommu_spec.args)) {\n \t\t\tdev_dbg(dev, \"Cannot translate ID\\n\");\n \t\t\treturn -ESRCH;\n \t\t}\ndiff --git a/include/linux/of.h b/include/linux/of.h\nindex be6ec4916adf..fe841f3cc747 100644\n--- a/include/linux/of.h\n+++ b/include/linux/of.h\n@@ -465,6 +465,12 @@ int of_map_id(const struct device_node *np, u32 id,\n \t const char *map_name, const char *map_mask_name,\n \t struct device_node **target, u32 *id_out);\n \n+int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out);\n+\n+int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t struct device_node **target, u32 *id_out);\n+\n phys_addr_t of_dma_get_max_cpu_address(struct device_node *np);\n \n struct kimage;\n@@ -934,6 +940,18 @@ static inline int of_map_id(const struct device_node *np, u32 id,\n \treturn -EINVAL;\n }\n \n+static inline int of_map_iommu_id(const struct device_node *np, u32 id,\n+\t\t\t\t struct device_node **target, u32 *id_out)\n+{\n+\treturn -EINVAL;\n+}\n+\n+static inline int of_map_msi_id(const struct device_node *np, u32 id,\n+\t\t\t\tstruct device_node **target, u32 *id_out)\n+{\n+\treturn -EINVAL;\n+}\n+\n static inline phys_addr_t of_dma_get_max_cpu_address(struct device_node *np)\n {\n \treturn PHYS_ADDR_MAX;\n", "prefixes": [ "v12", "1/3" ] }