Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218081/?format=api
{ "id": 2218081, "url": "http://patchwork.ozlabs.org/api/patches/2218081/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331112347.3897841-3-amhetre@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331112347.3897841-3-amhetre@nvidia.com>", "list_archive_url": null, "date": "2026-03-31T11:23:40", "name": "[2/2] dt-bindings: memory: tegra: Add nvidia,tegra238-mc compatible", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "b043b6d8ba27e995305c0b2d88027489c2cbea10", "submitter": { "id": 75198, "url": "http://patchwork.ozlabs.org/api/people/75198/?format=api", "name": "Ashish Mhetre", "email": "amhetre@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331112347.3897841-3-amhetre@nvidia.com/mbox/", "series": [ { "id": 498180, "url": "http://patchwork.ozlabs.org/api/series/498180/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498180", "date": "2026-03-31T11:23:38", "name": "memory: tegra: Add Tegra238 memory controller support", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/498180/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218081/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218081/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13485-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=CZEbcX+m;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13485-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"CZEbcX+m\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.53.53", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flQpT6FHTz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 22:28:01 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id D9E8D305DF28\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 11:24:20 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AFB413C3426;\n\tTue, 31 Mar 2026 11:24:20 +0000 (UTC)", "from BL0PR03CU003.outbound.protection.outlook.com\n (mail-eastusazon11012053.outbound.protection.outlook.com [52.101.53.53])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 20ABA3A5E61;\n\tTue, 31 Mar 2026 11:24:18 +0000 (UTC)", "from BL0PR02CA0055.namprd02.prod.outlook.com (2603:10b6:207:3d::32)\n by CH2PR12MB4120.namprd12.prod.outlook.com (2603:10b6:610:7b::13) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.17; Tue, 31 Mar\n 2026 11:24:11 +0000", "from BL6PEPF0001AB4C.namprd04.prod.outlook.com\n (2603:10b6:207:3d:cafe::9a) by BL0PR02CA0055.outlook.office365.com\n (2603:10b6:207:3d::32) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.29 via Frontend Transport; Tue,\n 31 Mar 2026 11:24:07 +0000", "from mail.nvidia.com (216.228.118.232) by\n BL6PEPF0001AB4C.mail.protection.outlook.com (10.167.242.70) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Tue, 31 Mar 2026 11:24:11 +0000", "from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 31 Mar\n 2026 04:23:58 -0700", "from drhqmail201.nvidia.com (10.126.190.180) by\n drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 31 Mar 2026 04:23:58 -0700", "from build-amhetre-focal-20250829.internal (10.127.8.12) by\n mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.2562.20\n via Frontend Transport; Tue, 31 Mar 2026 04:23:58 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774956260; cv=fail;\n b=VVECxtNiint0LSx0JHTp8nYj2fKS8XsZ5hTienHt0jDErRdjALnLyF2vQ5jVmDysmKvXjZAE4wO07nRbHmT+wka/2FTJMhg+6xxPPbM3FnthlNYwy/ak6TYx20Co11uvB1lEdxW6FCniJYIDvzeH9OhDBSudrqQKPdUX2BPzs4U=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=FSzvpnoH6KlPv1+E+iJst9D8u1aveSMBPHc10GWMl34WhtavMiOZjrNOqT6lw0fvNKwlGmESUyqWxjXUR7mbWKZYqgtLi9ZiPdAen+SWE6RviG0hcO26OEP5HBE52D/whEWKmGqzTI1MlH2Bo3vb7h8Eo6E1z72B3btFIfYXDZl57j6He9cJe1He/kFOIROwL1qMg8NNvuPGkr78E/zPPA1FxXk76KpRxeEuF+c6QrDCD0ZazPCcbFZWXMxEj+ujUCL/srTdaNywJjQtgglpMItSBcTqoSyDyHDJTlIu2QvS0e4JrLrB/+6tMYel3nAI6e8arLMMveCn7mG+fAhsnQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774956260; c=relaxed/simple;\n\tbh=B20rldJrHnDxwH/DOOKMAlL/Ct9rX2LCTvKlDx6zQ2Y=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=F5s6etzWONFZm65ypZInSJ1jVEVxopbZSGOfOoTE8Ew9FgR3Cx93azOUQME4OhoiQGNWUqQWCH5S1y7GsZgAE0ijk/Ip4jalAZibU0a/8bZnmA+EbIu2PsT/ZXEILWMP4ptN0MkCsb2Iy4pHzO2iueDSrl56bPt6LeVE2RJ9yyY=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=9+VXDrw9C3kAi4qtY/MzuHfj/N/7Anss9Qi6PFri9pc=;\n b=OgR2E3/0QG5C57AM1x+FjXMxLtImJt3pPa2ANQjUHeDnGkJ89zcYu8UFzBp6LvjKqvegdr1/khbD+jErAlaxo/8esJX01AfsOO6oVtrLKN6etuF5WNU5UrAbzW6gN5A8p6v6IFRsvCvW58ZQMg6KAosy74a1M120zhdv6cMA9vvfRPIPacMPSuqiAhZGp+Tf3Fzst27TTXztX32QQPsRGXUjNuzJdxaUH3hAQVXtzGtUbglmFBiolptfciUyIuPWCZfH9yFaB1TiL6PVBXWwmYUrKMLe8+IXRTCpFF3HRacMhYdtW7COanuWDblIPwZcsQdpCBIkBQaS5t54HygEwg==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=CZEbcX+m; arc=fail smtp.client-ip=52.101.53.53", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=9+VXDrw9C3kAi4qtY/MzuHfj/N/7Anss9Qi6PFri9pc=;\n b=CZEbcX+mES8/pP/XfogiUg6F0YIM47mZcFkBrXCvHA+lMbaDgSWM94hy7OS9PjREwmLW8RxR7MmXBVPvFpM3bsUYug297bYRk9EwQptc/Jd2Cj/EQV3chH6T0FF5OLn9Z9564nBoNUylrNQSdGuqcckPEBETH7I1qrXvvP4EMwYQA07oU5pTGaIfXqhPesb7OQopjyfnzsiGHbUafuTNP98jynAuHO0T/nrXYVVc1fWmXI7h4a8L5OnkNwu3jKULwbnATlOLhA5DOZB0km+47hq3rGaNpnjZvrDzbK1HmzYQ4u+0NwcOgMRTsZXEUTt8Nfhx7T+LI/00CMWXcMyeog==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C", "From": "Ashish Mhetre <amhetre@nvidia.com>", "To": "<krzk@kernel.org>, <robh@kernel.org>, <conor+dt@kernel.org>,\n\t<=thierry.reding@kernel.org>, <jonathanh@nvidia.com>, <sumitg@nvidia.com>", "CC": "<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, Ashish Mhetre <amhetre@nvidia.com>", "Subject": "[PATCH 2/2] dt-bindings: memory: tegra: Add nvidia,tegra238-mc\n compatible", "Date": "Tue, 31 Mar 2026 11:23:40 +0000", "Message-ID": "<20260331112347.3897841-3-amhetre@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260331112347.3897841-1-amhetre@nvidia.com>", "References": "<20260331112347.3897841-1-amhetre@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BL6PEPF0001AB4C:EE_|CH2PR12MB4120:EE_", "X-MS-Office365-Filtering-Correlation-Id": "d79b9700-e949-4525-b054-08de8f180865", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|376014|36860700016|1800799024|18002099003|22082099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\tjYAInSMIFeqgxgTJOyB8mn8/BLTWoOE06ecfM2MK+geiEP1va8dDW5olZgcTbCUUQ1+iUQeh4Rv3ajoSPf+pJ2buNU3tMe3eI8gHg2LZa3r2TUehwDqdO1IzLLE9i2WORQ6bB6Z/3uSLpDEqsQQXvsql65igGqNxm3KuzzCDo+MtIZDwVt/gSz2/rj+J7qmNwVLLqllNgly/sTC5bn1ob49BzgysmEMbdWamHzx87a63eT2TAmEXpKHoA3cY1/DdGNK0eGth+CkyzqcqmTlspueQZOpKXf3U0mWyTs2A+NgiRTundBKFT0uhCLVsIEA+fzSPq4E9eX07iHlfcEtEQaFtQyV+Ww017+kKsPc1xGtegu5dPOob1KFuaZvfEiVjcwqIhsEnByrDoxW8dIHmlbfKGy8H+RIMq3EfHxqlx9CnPG/h0I8b4ENynSpDNrjTCvYg0JxmPUcezhJzTlBH7tFSAjrpoW9mGVjDjHFYM8oyFjeFds9UyswpfsL3nXOgoTeXRyHZGQ0eLj13EgExPOzKR+DH03+jeBbK6ohvHBypvkrRvO45Tgw+W+nPROhWZLlgdtPEHG/m0IA2TxL+kLUqKCDT1YrGNU0dthACXG8TJkdeF+EwgdHOfmBcHT61l1UO+Kh6pGksD09HNcqX2oIZ8g5Q9zboc54aQM9f8utNC8xNTkjbu6Ek6p6wYcBhOX6pG/As5LYgCIZPAodWD6Px9IN60HOSWQoeXKBxN14eZJM6uoAsbhIzEk/E5tzOMyAZ+xzzEeDiALENO3B2OA==", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(376014)(36860700016)(1800799024)(18002099003)(22082099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\t0HlP44UTQEc2+VurwnlxR1n5LsP11MzBse8ivgiRVcaiJFlSfseam+Yy86wbQVvv/eSDQPBDgTeaMg4y20uhjcma3He6fCWO8IaYD/cpwIsYyuM/e52E3RAww+Dcsq+EcqW2i4v7X9e6xWjas5vINX7Kwc9fFTmQ9wo47ZuwdKeAr7jKByszONH4dQI8kPnFXpYiT9U1MLJrzdicR0zYTihjOsqjAY64oofdEPO2hfYH6J3/aqfUJhWmeNDoArhJdVoPO3go1G3loeM0HGr8Yb+dHBiW/I1UEpw4EeQzxCzGMVV7e04bI0G7T4t0LgvlchrheOLim7qMdVFyfVHrJAqJ0FKCTgMpsdcAt4bc32oJOXHaMUZwEb34vPyUZRH22aU7kpfbuMpsEyr627cLiyPS3Oz1c0g/Wj+ybdJx/m2ouK4/OAaBA8za3t5IYr+g", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Mar 2026 11:24:11.4104\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n d79b9700-e949-4525-b054-08de8f180865", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tBL6PEPF0001AB4C.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH2PR12MB4120" }, "content": "Document the device tree binding for the Tegra238 memory controller.\nTegra238 has 8 memory controller channels plus broadcast and stream-id\nregisters.\n\nAdd the stream ID header (nvidia,tegra238-mc.h) defining ISO and NISO\nstream IDs for SMMU configuration.\n\nSigned-off-by: Ashish Mhetre <amhetre@nvidia.com>\n---\n .../nvidia,tegra186-mc.yaml | 31 ++++++++\n .../dt-bindings/memory/nvidia,tegra238-mc.h | 74 +++++++++++++++++++\n 2 files changed, 105 insertions(+)\n create mode 100644 include/dt-bindings/memory/nvidia,tegra238-mc.h", "diff": "diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml\nindex 7b03b589168b..e008cb1ccd28 100644\n--- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml\n+++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml\n@@ -32,6 +32,7 @@ properties:\n - nvidia,tegra186-mc\n - nvidia,tegra194-mc\n - nvidia,tegra234-mc\n+ - nvidia,tegra238-mc\n - nvidia,tegra264-mc\n \n reg:\n@@ -266,6 +267,36 @@ allOf:\n \n interrupt-names: false\n \n+ - if:\n+ properties:\n+ compatible:\n+ const: nvidia,tegra238-mc\n+ then:\n+ properties:\n+ reg:\n+ minItems: 10\n+ maxItems: 10\n+ description: 8 memory controller channels, 1 broadcast, and 1 for stream-id registers\n+\n+ reg-names:\n+ items:\n+ - const: sid\n+ - const: broadcast\n+ - const: ch0\n+ - const: ch1\n+ - const: ch2\n+ - const: ch3\n+ - const: ch4\n+ - const: ch5\n+ - const: ch6\n+ - const: ch7\n+\n+ interrupts:\n+ items:\n+ - description: MC general interrupt\n+\n+ interrupt-names: false\n+\n - if:\n properties:\n compatible:\ndiff --git a/include/dt-bindings/memory/nvidia,tegra238-mc.h b/include/dt-bindings/memory/nvidia,tegra238-mc.h\nnew file mode 100644\nindex 000000000000..be24c0eb3f15\n--- /dev/null\n+++ b/include/dt-bindings/memory/nvidia,tegra238-mc.h\n@@ -0,0 +1,74 @@\n+/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */\n+/* Copyright (c) 2026, NVIDIA CORPORATION. All rights reserved. */\n+\n+#ifndef DT_BINDINGS_MEMORY_TEGRA238_MC_H\n+#define DT_BINDINGS_MEMORY_TEGRA238_MC_H\n+\n+/* special clients */\n+#define TEGRA238_SID_INVALID\t\t0x0\n+#define TEGRA238_SID_PASSTHROUGH\t0x7f\n+\n+/* ISO stream IDs */\n+#define TEGRA238_SID_ISO_NVDISPLAY\t0x1\n+#define TEGRA238_SID_ISO_APE0\t\t0x2\n+#define TEGRA238_SID_ISO_APE1\t\t0x3\n+\n+/* NISO stream IDs */\n+#define TEGRA238_SID_AON\t\t0x1\n+#define TEGRA238_SID_BPMP\t\t0x2\n+#define TEGRA238_SID_ETR\t\t0x3\n+#define TEGRA238_SID_FDE\t\t0x4\n+#define TEGRA238_SID_HC\t\t0x5\n+#define TEGRA238_SID_HDA\t\t0x6\n+#define TEGRA238_SID_NVDEC\t\t0x7\n+#define TEGRA238_SID_NVDISPLAY\t\t0x8\n+#define TEGRA238_SID_NVENC\t\t0x9\n+#define TEGRA238_SID_OFA\t\t0xa\n+#define TEGRA238_SID_PCIE0\t\t0xb\n+#define TEGRA238_SID_PCIE1\t\t0xc\n+#define TEGRA238_SID_PCIE2\t\t0xd\n+#define TEGRA238_SID_PCIE3\t\t0xe\n+#define TEGRA238_SID_HWMP_PMA\t\t0xf\n+#define TEGRA238_SID_PSC\t\t0x10\n+#define TEGRA238_SID_SDMMC1A\t\t0x11\n+#define TEGRA238_SID_SDMMC4A\t\t0x12\n+#define TEGRA238_SID_SES_SE0\t\t0x13\n+#define TEGRA238_SID_SES_SE1\t\t0x14\n+#define TEGRA238_SID_SES_SE2\t\t0x15\n+#define TEGRA238_SID_SEU1_SE0\t\t0x16\n+#define TEGRA238_SID_SEU1_SE1\t\t0x17\n+#define TEGRA238_SID_SEU1_SE2\t\t0x18\n+#define TEGRA238_SID_TSEC\t\t0x19\n+#define TEGRA238_SID_UFSHC\t\t0x1a\n+#define TEGRA238_SID_VIC\t\t0x1b\n+#define TEGRA238_SID_XUSB_HOST\t\t0x1c\n+#define TEGRA238_SID_XUSB_DEV\t\t0x1d\n+#define TEGRA238_SID_GPCDMA_0\t\t0x1e\n+#define TEGRA238_SID_SMMU_TEST\t\t0x1f\n+\n+/* Host1x virtualization clients. */\n+#define TEGRA238_SID_HOST1X_CTX0\t0x20\n+#define TEGRA238_SID_HOST1X_CTX1\t0x21\n+#define TEGRA238_SID_HOST1X_CTX2\t0x22\n+#define TEGRA238_SID_HOST1X_CTX3\t0x23\n+#define TEGRA238_SID_HOST1X_CTX4\t0x24\n+#define TEGRA238_SID_HOST1X_CTX5\t0x25\n+#define TEGRA238_SID_HOST1X_CTX6\t0x26\n+#define TEGRA238_SID_HOST1X_CTX7\t0x27\n+\n+#define TEGRA238_SID_XUSB_VF0\t\t0x28\n+#define TEGRA238_SID_XUSB_VF1\t\t0x29\n+#define TEGRA238_SID_XUSB_VF2\t\t0x2a\n+#define TEGRA238_SID_XUSB_VF3\t\t0x2b\n+\n+/* Host1x command buffers */\n+#define TEGRA238_SID_HC_VM0\t\t0x2c\n+#define TEGRA238_SID_HC_VM1\t\t0x2d\n+#define TEGRA238_SID_HC_VM2\t\t0x2e\n+#define TEGRA238_SID_HC_VM3\t\t0x2f\n+#define TEGRA238_SID_HC_VM4\t\t0x30\n+#define TEGRA238_SID_HC_VM5\t\t0x31\n+#define TEGRA238_SID_HC_VM6\t\t0x32\n+#define TEGRA238_SID_HC_VM7\t\t0x33\n+\n+#endif\n", "prefixes": [ "2/2" ] }