Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218066/?format=api
{ "id": 2218066, "url": "http://patchwork.ozlabs.org/api/patches/2218066/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-11-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331102303.33181-11-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-31T10:23:03", "name": "[v6,10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add iommu-map", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bc527921626356d34f46b75c6914b52296f8f92c", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-11-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498169, "url": "http://patchwork.ozlabs.org/api/series/498169/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498169", "date": "2026-03-31T10:22:54", "name": "Add GPCDMA support in Tegra264", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498169/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218066/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218066/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13481-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=hJ3ofZMU;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13481-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"hJ3ofZMU\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.61", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flPgV4pGDz1yGH\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 21:36:54 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 50F02307CD02\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 10:25:21 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id EE8A83F0A85;\n\tTue, 31 Mar 2026 10:25:20 +0000 (UTC)", "from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010061.outbound.protection.outlook.com [52.101.46.61])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 86D713F0768;\n\tTue, 31 Mar 2026 10:25:19 +0000 (UTC)", "from BL1P221CA0025.NAMP221.PROD.OUTLOOK.COM (2603:10b6:208:2c5::13)\n by BL4PR12MB9478.namprd12.prod.outlook.com (2603:10b6:208:58e::9) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.14; Tue, 31 Mar\n 2026 10:25:16 +0000", "from BL6PEPF0001AB73.namprd02.prod.outlook.com\n (2603:10b6:208:2c5:cafe::bd) by BL1P221CA0025.outlook.office365.com\n (2603:10b6:208:2c5::13) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Tue,\n 31 Mar 2026 10:24:52 +0000", "from mail.nvidia.com (216.228.118.233) by\n BL6PEPF0001AB73.mail.protection.outlook.com (10.167.242.166) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Tue, 31 Mar 2026 10:25:16 +0000", "from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 31 Mar\n 2026 03:25:05 -0700", "from drhqmail203.nvidia.com (10.126.190.182) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 31 Mar 2026 03:25:04 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 31 Mar 2026 03:25:00 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774952720; cv=fail;\n b=HLXYlQ6a+2141Kydvko5+UpmnMKM5IwsKpakHIed9f2qNg8dEmReTY/uCtLmfVpUDMrO2afNFy31AdYn/wJb312RMhEvchqP8iAPxVDwxqssRzsAzNK/FMLzHov4p8FGfUniqPv7/4vT0egUIzOuBSOmCvSHT8lkkh731DU939s=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=ElDN2b5G2L/smNmD32I1bLCkN9w7LrKGyeZ/4SLA4Az3Lih9X/1RYZy7spzaxLIoLdmq6Dvitw3Jn+Sd6bagDsANyiujDCyh0Yiq5pH/2vhwA00tksXpXOETOwOsg9LmB1WLpvYNM8am7knra72mphIg4IeX3BhPa98s2St/+QTiw7HCJhreh6+zMSfALNpafpXzSnsGlJLoDvQnacj1uhwHP5pCIK8p7l7juQXcFfYPIrnXJ3ml7m+xWfRqZ/0Otf38gOZWcm7C8CQn0mrF4jx4embmqMBDwDhVv8F4N6kTi6LDkrsVYdRg8K8zKkdtdLcmZJkJnBEgJHnh5H5ILg==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774952720; c=relaxed/simple;\n\tbh=S1s9eEL+e6ZhFAmNEYpv65ZovJCBkkZwzR7yhlLIEow=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=aXVSMMVTbxXza0sUsssaIsxWt5oSol6O1o45hUW2IxMsbO9Jmm3gNAaiC/KqP3G9WlwU6GgRxjBG8UNFhLOC9PFVNRHZi6EaTXrN/zbOSAOu4rbVpzwEK5LI0z6z1Wt03sUjg+BABzKqVxdfwnN3HxkSLxBFBoPVomex8Qj/Xsc=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=HU37BzbvvZn+XBdEFzOoY8Yz2npes5wi52JTSxmB6wQNstVweRyLHW2CiBywYS3c/2851dF4jLBcJoUHUBm2pk1jQ2Xs/MFI4HSYQsvbGfFpm9oH4KRyYRzjK/g75QXEi7ZmySxPc/uf47sxfuk/QES6gVBt2akTgUFwmCGxtoz/gW0wfLi+IG0gGagl1P48XDp4oKYyf3kMJQBcEEVvZ7GwyPLlOwopaQG8dfbO+1xyqVbYFgj9ZcOeOY/D7wMm6ULVK+J+jWJWoiZrlhc/KjcvgjXCxyZU1J1Lh982Te2LAoCu63NF1QNe3WrtJguszC6FBaIDPr3kEs4AuTaVmQ==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=hJ3ofZMU; arc=fail smtp.client-ip=52.101.46.61", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=hJ3ofZMUsdp5yogVsNgAVv1Okzl/qWhTdghyiN38sDJpiMxXqNJCQd1x6zfSM8f639nY6LfG8FAHQCWzkTzE5eehzVIvGevruU34oclLHagTaAR7SyXnBL/2AIhOvCaCKzj8fz4Q36TINnSHzOfhe5tbz5kD66nH4yVdzYDQIiqGFroBJsoLV0PJ0FANGYvRJVN8tbWzUqROxYAQzfsCLe4AV8aymopWP46mbJDWj6Y4JxCVM1zefymEO+GMQIsQ+yx4JrBffPRqoeAV29n3N1vcAm8dhXhgkeeRNqkY3/Fjjm4QHEtdib0iC19cT747AIyQBoW16iunIZRRR+OO1A==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v6 10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add\n iommu-map", "Date": "Tue, 31 Mar 2026 15:53:03 +0530", "Message-ID": "<20260331102303.33181-11-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "References": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BL6PEPF0001AB73:EE_|BL4PR12MB9478:EE_", "X-MS-Office365-Filtering-Correlation-Id": "7974bc2f-6849-4744-701b-08de8f0fcd3b", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|1800799024|7416014|376014|36860700016|921020|18002099003|56012099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\tVJZ/ioB7jhKBLE0uyykjDMQttDtsH3UGwQHV0mnaXENbEslpuDtFRlBPaRr5p0dmnqpq8BdEh720NwCW3Iz4IUujS5Cau/DvOYNpS0Tpq1z+iPee1tAnSXtSXfem3dSfaKCuHRpmuH6V8QrDVeiJ/8gTJlJZjn+GvswiHyxLup10dSnJL80NyhItihx4TRnzImdh0YXEmbtUF0UENZsE4xXhvMyyQXtn/F9hjOxhcqaGPPuS1aGZlf7IVqrKxF1GVdsGAGXpQ2QD1si6Jl/wRPQAfdfBIzkmyAo4JC/x5buE9W5kdyj+bTrEw+W0H03lkmGR/42X1tClstklBwyLrp5/GMa2InmV1lZ4yqfDzvd+//8ndalpe6vtEpDxdIrg/PBsIpaHARii7s+LcfXpw4zkKQmgkUDbUqNvEp7AnAmRgdcSjMo44b4ZlMM4GIVFlrc0s6rffoZXmhaZvLnFiCQW2sHVnwV9ycBVe+kl9uJybElGm6mYlcyq8il0mi7CSARUj3XsbSMXkCEntCRXhluR303AbUNk8MEPuMSt/U6TqKV1mvuh8OHu93GB6qJCLGTKvnQzHIhs02BggvuTBVbr4PIFuK4h0NOrDX3FBfmF9VWpRUokiLZlOS1T4LoxArKhrrQkP+Ps4NERk4t1UECfejdpiQalQYDC1+FSPFUvkKqi7266TK8xZM8r3ouReZdQQkiacDhXMsy0mUMJSXHl9b5cwvWYN6fyfd3xMQk9Q1H4StBwBDZSf3JzE85ShCEb05pbpy58suWIMlmeCOqQv26zBl20Qlhbw0Gl49UgJIokkxKL4eO/WPHXlL47", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(7416014)(376014)(36860700016)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tgbZLLwqe6Hjattl3GorSYZYDflFoohkzyADEu2EFQaz+O3dUXkC8biOQ8RoporYtT4Y7oWWA6svW54A8wlkEms38nsk3ADrp6Oab9PCaSVR+iqkIinq7tJzxlOzLw+CcSvOdapTzYEXu0lVBTGtb/TLrTPD1J05jHLPLIf5Lf7JXjH4+FWHn8x1ISWBRZvLnmY3LdQ/EmxWMttAxBc6jZBPNYVEIXGiBL6+NEeL2QQhNrcej8JxFuJUVu5ZjJ/5Ln+7yriWHmUvsD4DlTu4uD1Brr+wJwpCrBE5oOJP8MX6F4HMnay8J0F0Qyp2BtJsFVjFYsbXcmWy81cdLdXPQsYfVsIhcLtMpPgtosJyvPHWEuxCZVp8bwtqUDK0FD/SmRzpLkaRYQWiTdvVU/KxBFtFhasknei2EIPlNMrXxZnE1xiqQRnbatoxdHnaGKtdJ", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Mar 2026 10:25:16.1674\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 7974bc2f-6849-4744-701b-08de8f0fcd3b", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tBL6PEPF0001AB73.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BL4PR12MB9478" }, "content": "Enable GPCDMA in Tegra264 and add the iommu-map property so that each\nchannel uses a separate stream ID and gets its own IOMMU domain for\nmemory.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\n---\n arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi | 4 ++++\n arch/arm64/boot/dts/nvidia/tegra264.dtsi | 1 +\n 2 files changed, 5 insertions(+)", "diff": "diff --git a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\nindex 7e2c3e66c2ab..58cd81bc33d7 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n@@ -9,6 +9,10 @@ aliases {\n \t};\n \n \tbus@0 {\n+\t\tdma-controller@8400000 {\n+\t\t\tstatus = \"okay\";\n+\t\t};\n+\n \t\tserial@c4e0000 {\n \t\t\tstatus = \"okay\";\n \t\t};\ndiff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\nindex af077420d7d9..b2f20d4b567a 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n@@ -3244,6 +3244,7 @@ gpcdma: dma-controller@8400000 {\n \t\t\t\t <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;\n \t\t\t#dma-cells = <1>;\n \t\t\tiommus = <&smmu1 0x00000800>;\n+\t\t\tiommu-map = <1 &smmu1 0x801 31>;\n \t\t\tdma-coherent;\n \t\t\tdma-channel-mask = <0xfffffffe>;\n \t\t\tstatus = \"disabled\";\n", "prefixes": [ "v6", "10/10" ] }