Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218065/?format=api
{ "id": 2218065, "url": "http://patchwork.ozlabs.org/api/patches/2218065/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-10-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331102303.33181-10-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-31T10:23:02", "name": "[v6,09/10] dmaengine: tegra: Add Tegra264 support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d28559497444a2956dba94a6a13dc3be674f913b", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-10-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498169, "url": "http://patchwork.ozlabs.org/api/series/498169/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498169", "date": "2026-03-31T10:22:54", "name": "Add GPCDMA support in Tegra264", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498169/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218065/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218065/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13480-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=AyPJHN4f;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13480-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"AyPJHN4f\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.57.58", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flPgK1JXrz1yGH\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 21:36:45 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 49465307B01D\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 10:25:18 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D7F7C3EF648;\n\tTue, 31 Mar 2026 10:25:17 +0000 (UTC)", "from BN8PR05CU002.outbound.protection.outlook.com\n (mail-eastus2azon11011058.outbound.protection.outlook.com [52.101.57.58])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 569E03EDADB;\n\tTue, 31 Mar 2026 10:25:16 +0000 (UTC)", "from CH2PR16CA0015.namprd16.prod.outlook.com (2603:10b6:610:50::25)\n by CH3PR12MB9080.namprd12.prod.outlook.com (2603:10b6:610:1a7::12) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Tue, 31 Mar\n 2026 10:25:10 +0000", "from CH1PEPF0000A347.namprd04.prod.outlook.com\n (2603:10b6:610:50:cafe::a2) by CH2PR16CA0015.outlook.office365.com\n (2603:10b6:610:50::25) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Tue,\n 31 Mar 2026 10:24:57 +0000", "from mail.nvidia.com (216.228.118.232) by\n CH1PEPF0000A347.mail.protection.outlook.com (10.167.244.7) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Tue, 31 Mar 2026 10:25:08 +0000", "from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 31 Mar\n 2026 03:24:56 -0700", "from drhqmail203.nvidia.com (10.126.190.182) by\n drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 31 Mar 2026 03:24:55 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 31 Mar 2026 03:24:52 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774952717; cv=fail;\n b=pFkVednzmepz8BrjIr7VV1+HxrcjqDqQ/0cZRJGbiscGHgJWW7vOTbObEGWqn1HrpfdgN03J/aNceVPquREGAZHkV4VFw+yCQPJPYy5Pq/jULt04ixXsXOHZx99iPZN+XTKiwCFZoEZbkD2S08eSJr5Vdiy3a7eUHrinW0M0dnQ=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=U8DcV3gWyVNGfy/VBEciQvPyRsP5+WfgneyQc08xE99/vNu29jjb++HZc3NSMJ4f8ReM9Zv2WelmoBDjfysFR7QmybhsKskRXE6dMltmxGELmHESSwNRj+Q8jiuRxuxT0VGpu86Kf19zbTe4gy3vhoykim40oNZ6U4oz2cG+N567ScXzPU3W95PZuOFuw5tW0KM+OpkVt5trrEXoZFWFFq8PAvkIXwSZhLI3WlkpeKhvO47ukjTJy7XNrA+q1Ad12vM11/P5wewtB8QkynALwZ2ncXdCSeXExS0Kd4tb6m4gVyXcLTPE5DVU5oV4XHfECqXMfMiwoDWWzd8C4uqnGQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774952717; c=relaxed/simple;\n\tbh=7NN+fCy3ciAgXr87buPM0i0enxwIfLoR6U+BS0kMvmE=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=eO26SZO/WfmHH8aZtaLk8ExZS2knuNP0zeOUw27ZlazmLIjhhHDHUHSCk/j25QbMtv7T6QTiF5O5PHaVWOpQv/Ks+eRbmejBuDcK8WNPqiXqxPLsoEstmsDAI3+T1C1a6GLp/jUZzI5pFG1HdwNc9vkfKFps62Yc/w2wOQBPM9s=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=NNb43pydXc7/NV/3gCGMgrCtYLx0sBD0PiqmxKkP4g0=;\n b=xZjE25em63WnizS/M324FkHN2BvESPuQ6+NnDBra141yRKtWR/8aH0I72iGgfyL4sQao9Fq/5B8iuVrSpcPzdjWoGayGQyoP0sKRL9dhbXCwbKRYtueWsb/mVJq6QfyDGhJ7RAo6whAyVmRMvUK3Z1ONmtygD0DnbMuVzxPNfOZJ6j2DjhTKSgRTp3kgskpoU/AP37imeuvNQdahVWnlLntbCtBWu3b+SqcMhWHiujxk3u9LUn5IDHSkVl8LAa/RWYmgP8UAlOp9AqhF2OH2zRL4BwTAs25g/94N74ib/oaV6Yf025HX8scrShTMRZvMLACzAvPLdJKgFwcpqHm4hw==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=AyPJHN4f; arc=fail smtp.client-ip=52.101.57.58", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=NNb43pydXc7/NV/3gCGMgrCtYLx0sBD0PiqmxKkP4g0=;\n b=AyPJHN4fmyzN4Cb/3fo/GRSig8N48iZjNbkoazvHOB6bQMWcQaIxstbbfL0w8ns7XRGw9SXhESvY4L1l5CbRkGcEoWKaJBrZpkynq4FdhcjQAM8Ze4x9MfZ/75QEyfFw5gWD2q/g+tv6ZSjRF2byDAl+CP+rtgPtDsHWFpnV+3SH8by4ekBsJCWjKh6AdFAhL35eUKgT3cFBKfqgOfsoDC6UxxVeNuE57gnnflwagn5ofm04CEgqQPsy+VqMxZI9hcBQogUao7ZYyMfc6yKnCGVCmC/+eVuK6Q8mzbyUVB35fVovtClzwLKkL7QxHZ9tuWo+vzPBoKIHIbD9WqEl1Q==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>, Frank Li <Frank.Li@nxp.com>", "Subject": "[PATCH v6 09/10] dmaengine: tegra: Add Tegra264 support", "Date": "Tue, 31 Mar 2026 15:53:02 +0530", "Message-ID": "<20260331102303.33181-10-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "References": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CH1PEPF0000A347:EE_|CH3PR12MB9080:EE_", "X-MS-Office365-Filtering-Correlation-Id": "f265344b-71c4-450c-7882-08de8f0fc8c6", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|7416014|82310400026|376014|1800799024|921020|18002099003|22082099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\txkAttQnssvyO09t4TMN9slLFogpLzffSuM3OJyBIN/pUt2nsoq6RyZWc22Vg7WT+Aja+uRZsICRxAG0TU4cS61bUa2UrKwm5cLpUhUchCODVHi/a/ACAr28bCIQTPfMLrej/camG8VK67E8+n3+V5A6XKeWG8lIxkuvQREM6/12gbbkl/WmWwtHNxH2TziYAQiGsRHhnIC4mhH14EffrBoJ4xsajUwaJrSaQSDZavaLzDPRyIIdBYDGmqepH4Gd4DK5phi/Vj17yfyNwp5AJdpembhxFHVF8btK3eDFd12bWH0lDtwj+GqM3c0Pr7s6OyqRRrM7GraXqZmVvVrFYMzq4AP9MUpSK6RuZgdWJ8Q/UT5TxuYj34ydgXpGV2CFWkYvtDpiVYFcUGJkEHPeP00ZV++BGL7i7ZBb7WqaNrHN1WJ64Sgh+4XZ/OyceiPmLO73nv3BlI/LFl+Cw3jJSPTG2gBLEOY7lUlvrH/YjKvslNkp0tuSoHusCtyg4CyDogM5fnswARfS8iWQm4IMFcn0dlapS8v+ymxHjlkadEGvnqHxAVbVHNGCl6vrceZDSqRbaMSU3dSaxj4hRYtHapFrAqyX5yKVmWUOUIlvip9wbb2sEqa815X42ttEKt/xU3qFPrDnCGNhmjuhBrVs0H7bygmtJ3XR2JGg9AcCnLLR6KvecVWD+dInmZSwWCzwAUsEzDYRSMHZBidJcvVK/VOQn7NqLSOBeEL011u9aY0JFvUeROD/xmNW8Q8M/oqTkgcuEKKMwRW/4tslbCR8+Ok6xFNAVT0EDWSBMi3ojop5XnDyMDFUkAn+tOtF572pB", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(7416014)(82310400026)(376014)(1800799024)(921020)(18002099003)(22082099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\t+GRJNWlk8QwR8Ldh5K5oKC0dVg/ag+bXD5d2ZDVhLiC8fa2Zzr025AUSvzl2MNqLkqOBfVj6TBeAml6hzPf+9DNWMPHPs/TLowGG1fiFcKDD0K/3hfAiwFmkrBDcqL+wrNFAwmsuY+uWQM3CKPF8t0ANMdGiQoR+JJJgmga6SagYi/sSy2iQHDsdVU4FeL25nvZm5dgrk+W69nCchIvxxTszQLw2+2HcY35SSRsNyLvCyWEs9Yzc4hymLj77mRsz+ZUrOfA/SO62CYZZM1QzqIXhhJ55NxoakHiOWG11BNIKNpkegWLNulplaSp4fWJRkRVXs+o/sa2roqpb1O8dleB7yWr7CHQzNZS8YluEFrFlfCPOpnW49/0cHn5OTPKmZRsu/PzUCKVdOTqrkRvthgf9zW3MU6syeVTWW0r8m8vjPbOvAtGGgYneUQLeaOIi", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Mar 2026 10:25:08.7375\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f265344b-71c4-450c-7882-08de8f0fc8c6", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tCH1PEPF0000A347.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH3PR12MB9080" }, "content": "Add compatible and chip data to support GPCDMA in Tegra264, which has\ndifferences in register layout and address bits compared to previous\nversions.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nReviewed-by: Frank Li <Frank.Li@nxp.com>\n---\n drivers/dma/tegra186-gpc-dma.c | 30 ++++++++++++++++++++++++++++++\n 1 file changed, 30 insertions(+)", "diff": "diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c\nindex cd480d047204..2383a2fe73f1 100644\n--- a/drivers/dma/tegra186-gpc-dma.c\n+++ b/drivers/dma/tegra186-gpc-dma.c\n@@ -1319,6 +1319,23 @@ static const struct tegra_dma_channel_regs tegra186_reg_offsets = {\n \t.fixed_pattern = 0x34,\n };\n \n+static const struct tegra_dma_channel_regs tegra264_reg_offsets = {\n+\t.csr = 0x0,\n+\t.status = 0x4,\n+\t.csre = 0x8,\n+\t.src = 0xc,\n+\t.dst = 0x10,\n+\t.src_high = 0x14,\n+\t.dst_high = 0x18,\n+\t.mc_seq = 0x1c,\n+\t.mmio_seq = 0x20,\n+\t.wcount = 0x24,\n+\t.wxfer = 0x28,\n+\t.wstatus = 0x2c,\n+\t.err_status = 0x34,\n+\t.fixed_pattern = 0x38,\n+};\n+\n static const struct tegra_dma_chip_data tegra186_dma_chip_data = {\n \t.nr_channels = 32,\n \t.addr_bits = 39,\n@@ -1349,6 +1366,16 @@ static const struct tegra_dma_chip_data tegra234_dma_chip_data = {\n \t.terminate = tegra_dma_pause_noerr,\n };\n \n+static const struct tegra_dma_chip_data tegra264_dma_chip_data = {\n+\t.nr_channels = 32,\n+\t.addr_bits = 41,\n+\t.channel_reg_size = SZ_64K,\n+\t.max_dma_count = SZ_1G,\n+\t.hw_support_pause = true,\n+\t.channel_regs = &tegra264_reg_offsets,\n+\t.terminate = tegra_dma_pause_noerr,\n+};\n+\n static const struct of_device_id tegra_dma_of_match[] = {\n \t{\n \t\t.compatible = \"nvidia,tegra186-gpcdma\",\n@@ -1359,6 +1386,9 @@ static const struct of_device_id tegra_dma_of_match[] = {\n \t}, {\n \t\t.compatible = \"nvidia,tegra234-gpcdma\",\n \t\t.data = &tegra234_dma_chip_data,\n+\t}, {\n+\t\t.compatible = \"nvidia,tegra264-gpcdma\",\n+\t\t.data = &tegra264_dma_chip_data,\n \t}, {\n \t},\n };\n", "prefixes": [ "v6", "09/10" ] }