Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218062/?format=api
{ "id": 2218062, "url": "http://patchwork.ozlabs.org/api/patches/2218062/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-4-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331102303.33181-4-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-31T10:22:56", "name": "[v6,03/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Add iommu-map property", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "c26c960e3a1dcbbd5266ea64a0287c6f8f61f66d", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-4-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498169, "url": "http://patchwork.ozlabs.org/api/series/498169/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498169", "date": "2026-03-31T10:22:54", "name": "Add GPCDMA support in Tegra264", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498169/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218062/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218062/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13475-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=I0TVemAU;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13475-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"I0TVemAU\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.195.5", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flPYs3s1Sz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 21:32:01 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 826A83011500\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 10:24:22 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 17D473EE1E5;\n\tTue, 31 Mar 2026 10:24:22 +0000 (UTC)", "from SN4PR2101CU001.outbound.protection.outlook.com\n (mail-southcentralusazon11012005.outbound.protection.outlook.com\n [40.93.195.5])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id AE6E33A6B77;\n\tTue, 31 Mar 2026 10:24:20 +0000 (UTC)", "from SA0PR12CA0029.namprd12.prod.outlook.com (2603:10b6:806:6f::34)\n by DS5PPFEC0C6BDA1.namprd12.prod.outlook.com (2603:10b6:f:fc00::668) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.16; Tue, 31 Mar\n 2026 10:24:12 +0000", "from SN1PEPF000252A2.namprd05.prod.outlook.com\n (2603:10b6:806:6f:cafe::ce) by SA0PR12CA0029.outlook.office365.com\n (2603:10b6:806:6f::34) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Tue,\n 31 Mar 2026 10:23:47 +0000", "from mail.nvidia.com (216.228.118.233) by\n SN1PEPF000252A2.mail.protection.outlook.com (10.167.242.9) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Tue, 31 Mar 2026 10:24:11 +0000", "from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 31 Mar\n 2026 03:23:56 -0700", "from drhqmail203.nvidia.com (10.126.190.182) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 31 Mar 2026 03:23:56 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 31 Mar 2026 03:23:52 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774952661; cv=fail;\n b=k2uFRoG+x1D8paLTT0VdmlZdH5eYN0z1HBrA4JHVELXQvQEXhgAnk7dH9hsjpEzmp69sj13ox8lmRo8VhZgg6jX/kXaHuiBc8zURMrIWsBNEl1lWT5uUAiplg3awIhNqcM2Lp25ttTB+au6DxNdr6BIEGZFTeFYRk2n6jOcN7o4=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=O5sclkp3pR661Hm7ThiJc7eGEyeCsE/4NFHi+PFusV877hR8PoB2d3+c488xJdtJnx5FM/z5yS5J8GbpGgEo6ajeKG+iGb8iqCHZkloZuquTawwR67bSsXrLVHN2IezTwxzmd084LhYP9zFfmaCD6bsOCAROrTRey5j937Bc5J9syG33V+aJWEa9hAvzm6QJzcC8QLhI6xZ4DiMqIHzvhxWpWqj3hbE6Pyu8Ixx7Gt/TSmvX+j7nf8RJo+0FlIfUddrhhq1WMfj5KNiq9KYp7EnvIPmuhw+rIsBuNNUccHRpS3jGkXZhICGQrD6qiIglW4ZvoSl8zHzEogX/1Oxozg==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774952661; c=relaxed/simple;\n\tbh=Ngs8EPNMcbZmCb7C00t2bDxa3rlI6qLzn7lzhHMz14M=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=krDl6QVoj2KKQIx5CwclWzozCsgRVolVlyRiYfkPrc1JIchAC3HWfshwg0uyqVTu40Xp5r73+Tlru2ZyFfnawQ0nqvGC79pFCrgZDPGXYJV3G+rg4cSQNhX+jT1lBzvB7MF2WsV+ldzx9ZoJelCC+d5UiqQqeSWnFoz2A2GVYoY=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=;\n b=JX9pbWT/m+5mTncfQRxqblue5aKghYRF4QG5iNbZlOc/vwGxZ+P7fbU4sUOCrmSYolbv+zodMpZmFzm5RqNFdtngBvDQD1f08awo0TqQ7/KMxAZs+TLomEN1FCUoDyEKOPDyjlzONVexBESRxb4pKNUM+FKwHxOtiWwLUH/x3zlnn2t+kBM+2MFBANP8QpszPARRIt59rIwuYUDZCrsL/xpDEVXKJmD0KPICXN3/0XX1kfxgAzxGskIFzwzqC1LEiWiI8froaaT93Vqzs3Sjc2rY6St4YbLUX8BsZaU/U9Ar5hsn39D7n/r6vld0jYCvrxsziuML8x4Xj2g3/5KneA==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=I0TVemAU; arc=fail smtp.client-ip=40.93.195.5", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=;\n b=I0TVemAUyD9W2NV3WH4tt+valxAnzc1QvnqTQ4c9NUxGgCluKOGdVVAyHBbz6i7FUHfNSdu119ch60FIsCKJnvse7aDrJUIlKf0pdHkpqaN5RbGSIi5DhDTGPK2nIgBx1SxjBF9Z1PLSsN0Ugto+0pSfn6avYNXmFSucqXwHoH4umEjC+rUKLikFIL8TcaNhJ1uay6t+fh0UwmCOOF2ibd+mqFsfE7z8BjE0swyJrG7irZwwkUKcZ2fW8b01Fq+s+7dUWnzrNQTa29v1DYqGqypGTBotAKpnec5HE+8au0SLTjcYNY58SXLalw03msJ5DzzwRGPlTcjuw0LMGM4A/g==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v6 03/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Add\n iommu-map property", "Date": "Tue, 31 Mar 2026 15:52:56 +0530", "Message-ID": "<20260331102303.33181-4-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "References": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SN1PEPF000252A2:EE_|DS5PPFEC0C6BDA1:EE_", "X-MS-Office365-Filtering-Correlation-Id": "0d8b724c-cb9c-4b81-c823-08de8f0fa6db", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|1800799024|376014|7416014|82310400026|921020|18002099003|56012099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\ty1F4b6hqaTHx0dtzV7C5+gPA5uRF64nlpRr/fxOS0VSAXjBe2bJjW+1nyyp7GgfJ57HTjvl0/agM/krJ0Nwtonqz8o0UkvH++F/pOEXN45ICT7qJAuOPqOudE8HHUh3NbCpXN2Tl/iRnSRzlSiqdfl1ID4rb+9y44fGSXacVMjVnP5YxHX8iidcP7b0Dh0/uHCFk0RDEM6Sg/+Cz5yEtani5fKV8BNiW9mGK4ZpQeU/hucPC/+gOBHBN1TPqk+GQDtL5KQ1Pi453CQ6/25sCDsZyEK2opLwhfMV3NVtqkOC8eXoiabJeQRqe952lLkdf0J8VqkO2tCSGJzsekCMrGau7m6+fjzkSScMgH4r0b5nAf+pZshrxDmFM7Dd0MYvL6/0A8Kv5+km95HxaAbUu+8kMSwsUj9ROyLRFFrdYCMxNNAWC3Uo0RHNOVbM+f+rIQ2BfXja9mjzTNibCc6x7qEizDRraux+u7LrM38hS4Ojsn1u4Sox1k8h036zXhBjlDLPId+HjLe3sQH5KXh1navrThkWk9dZOGoP+o6qNt2z4kzoezx8UXFrbRgpYUrYfEo5cdVBMSFQmZ6y3gQKnKJlhTP9ZDyDLIi2MnKHk0TRaCsvZ5LldOpkwvoaX+TBDVVxofh1PQ72ojwdsGpxKIDBPfwmZK5G4hMVtG7Y40cTYd4N7Yhu38BxoTVpQ4T8X0BjW75Lmb6cK6nUuAE26ZJGjm8BE1cVrN1bHJjggshyy72ahhcOdRMeq8v5yncSpgXI/gDqYVpZa0xcsU19zp9etAFZH4kLnzlbb3QD92xGTY7MiZay9Wp+ky25O7fcN", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(376014)(7416014)(82310400026)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tHHfa4OphvnKmhnofNwCnr63tu+qQ7bHubXf/DNNBLP098rKm+EzgWSg+MJPnvA02R6YM/q1hc3qIPaYti9SS2ZHQdXXt4uS9AO7DDUnqVhTAsFViFVKl52IlfcE0BWWWsisqh8pu9zSmIqwvhysL4lxRhxu/1QYDuXdHFnsp26VxLSi58kOyYCc0vJit1dpuJx9U5NDmTLPpG7xBtkwUcjJJ4t0sXJphqRsIqUKWukAw5cf/qtwOb9yvoXeaw1cQpRihcW6yn4RFXtk/JXmHrlvTvaYQcz1Ewx3idchmzPYNFeycpEcMoWwMHBqqDqK34r0tgfCQwuEurZOsN90Of28OX0P+B62Uyni+hxslDqJVo89uJGFXza4qlWjP+qBOTrlQfJZY4hCmprtsYCq1bl62PCXZX5CMQzqDodEK/QS6ddIV7zJjDLJknzSVjPY3", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Mar 2026 10:24:11.8526\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 0d8b724c-cb9c-4b81-c823-08de8f0fa6db", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSN1PEPF000252A2.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS5PPFEC0C6BDA1" }, "content": "Add iommu-map property to specify separate stream IDs for each DMA\nchannel. This enables each channel to be in its own IOMMU domain,\nkeeping memory isolated from other devices sharing the same DMA\ncontroller.\n\nDefine the constraints such that if the channel and stream IDs are\ncontiguous, a single entry can map all the channels, but if the\nchannels or stream IDs are non-contiguous support multiple entries.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nAcked-by: Rob Herring (Arm) <robh@kernel.org>\n---\n .../devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml | 9 +++++++++\n 1 file changed, 9 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\nindex 64f1e9d9896d..bc093c783d98 100644\n--- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n+++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n@@ -14,6 +14,7 @@ description: |\n maintainers:\n - Jon Hunter <jonathanh@nvidia.com>\n - Rajesh Gumasta <rgumasta@nvidia.com>\n+ - Akhil R <akhilrajeev@nvidia.com>\n \n properties:\n compatible:\n@@ -49,6 +50,14 @@ properties:\n iommus:\n maxItems: 1\n \n+ iommu-map:\n+ description:\n+ Maps DMA channel numbers to IOMMU stream IDs. A single entry can map all\n+ channels when stream IDs are contiguous. In systems where the channels or\n+ stream IDs are not contiguous, multiple entries may be needed.\n+ minItems: 1\n+ maxItems: 32\n+\n dma-coherent: true\n \n dma-channel-mask:\n", "prefixes": [ "v6", "03/10" ] }