Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2218055/?format=api
{ "id": 2218055, "url": "http://patchwork.ozlabs.org/api/patches/2218055/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-2-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331102303.33181-2-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-31T10:22:54", "name": "[v6,01/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Make reset optional", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "61386d8b0fa39297e995630252e43ffa66009bb5", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260331102303.33181-2-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498169, "url": "http://patchwork.ozlabs.org/api/series/498169/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498169", "date": "2026-03-31T10:22:54", "name": "Add GPCDMA support in Tegra264", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498169/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2218055/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2218055/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13472-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=chpj+LSX;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13472-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"chpj+LSX\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.208.62", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flPQF6XHbz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 21:25:25 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 677E63039B73\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 10:23:51 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 11F993EE1CE;\n\tTue, 31 Mar 2026 10:23:51 +0000 (UTC)", "from PH0PR06CU001.outbound.protection.outlook.com\n (mail-westus3azon11011062.outbound.protection.outlook.com [40.107.208.62])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D8033EDAD4;\n\tTue, 31 Mar 2026 10:23:49 +0000 (UTC)", "from DS7P222CA0022.NAMP222.PROD.OUTLOOK.COM (2603:10b6:8:2e::25) by\n LV5PR12MB9804.namprd12.prod.outlook.com (2603:10b6:408:303::8) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9769.15; Tue, 31 Mar 2026 10:23:46 +0000", "from DS3PEPF0000C37B.namprd04.prod.outlook.com\n (2603:10b6:8:2e:cafe::28) by DS7P222CA0022.outlook.office365.com\n (2603:10b6:8:2e::25) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.29 via Frontend Transport; Tue,\n 31 Mar 2026 10:23:23 +0000", "from mail.nvidia.com (216.228.118.232) by\n DS3PEPF0000C37B.mail.protection.outlook.com (10.167.23.5) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Tue, 31 Mar 2026 10:23:45 +0000", "from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 31 Mar\n 2026 03:23:34 -0700", "from drhqmail203.nvidia.com (10.126.190.182) by\n drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 31 Mar 2026 03:23:33 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 31 Mar 2026 03:23:30 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774952630; cv=fail;\n b=AaM3GVSdtlL7n+wv4YvBy/FC2SlRW7r1mylXPpfVgR32QJ5C1c6wBQz434X4JkwwO6JKEKt6mYMSiNw4Rt7NQ1ZC5pZRRekPwpg6Ml0dmcrmIhjhdQWcU1VncHPB16McB9jbLd61Nh+JL0dC5nMnbFMUBOXaYhydo03ZVXlkyOM=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=pjfuNMpm1p9/kkZDBE0vdrXMKC34WdSK1qfaWJSP9LUWxs1n47/jTkM160RfSUQHlaRXIQ9+mikBsSfBl1VWYON+apdq5rJI7Msm3JlfVNFlEn3xMZJjzz7Ex1BzjgGwSfLmIILbh4FhOqxVunTa2E8YcVIfWsIq5AABksizpUXEBG43oY7xQjtVRENd+SkQDf4o92wwE5B/mgQwJUG8FRDY+tOOxLp5ySiEG6oJWhvbCHdONuKSKBxe+g4zGNukwj1xa568gOuvl2v4Bneg9YWTbCwmL8vjdhfaamT6QRaKG2MaoPEaZoG9OLa3zaTosqBdvcqrxs5lUEZGZ6fq8A==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774952630; c=relaxed/simple;\n\tbh=5dfbZN3cfbE09itP6RIr+gzBtx6aMa1BqQvP61Lm6wY=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=sUSw8jMq1WE5U230GF50OJAu8WQpCBRWCFOVrEU35ursNhbiROM2IscNK3535NRYdVyPUslAg9XsiGDWonPa4ibNVZ/WoHHINsA9Od0dQeT4uZLyDwBn2LAUG090KVK3oPDI6dmKLe8xbD1G2Vuycw/DbkZDZipwcgLsZJE5iYE=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=;\n b=QcW7d8F+EaSbKEUVdqXA4X6t67zCSE+J4ClM3xHc/siCLWHgzu3v3XQsz99Q9RLiIl1sgtygb1zAInuW89E4qqRO09rF5aNWkp0vFywlq1XYhfIx2nj20RAgcSV4hZbBOMclpx8emh2mNhCX4WQLDpR80cXOi36kqkneJH2J47KJvgiCLqHCVTNQzVtoOCdXBlN10maxc+I7QkmPLTAsbPxynD0WPFekXnEn0b9hPyhGHS3V8cf8tirBGtALHxGhWLe/QuaVYwbFJ5lyb1xDgZupUoQwWAMgDPaw/+dWUKLGYaV8SsEB4/9i/tC3lOZrEHuaV9QoRq5rlNjzKmxB7A==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=chpj+LSX; arc=fail smtp.client-ip=40.107.208.62", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=;\n b=chpj+LSXrDz9KzRKsGVmXIRQyh1Xui5VVy0++L6kjB864W4R+MUtxptfcNBoX7F7B/t4BFEquBPNUYxDBjzBtRAKhrYbWDo5Cx+0zFRyCkUfAWHltNlcnphCrpijR1seWwAdzpKMQJBpfJeAZWvlJnDUYrH1Yjm2A5TfrQbFb2q8hcgLZKcfVa8I8jrVmDP/QwjXhx9Exi1I0vZTfPIZcK3HRE5dZcEf6glmLLNN3RMkm5c0HhulF8q/tgHrj6o7Tt9MK8jLeNxli7o5IUy6kU6Hpsuv5kPWVA8tHFhXvccY/74vz2dPzbup7Esamgi6jMSs4+stLOAd8nfm007vJQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v6 01/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Make\n reset optional", "Date": "Tue, 31 Mar 2026 15:52:54 +0530", "Message-ID": "<20260331102303.33181-2-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "References": "<20260331102303.33181-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DS3PEPF0000C37B:EE_|LV5PR12MB9804:EE_", "X-MS-Office365-Filtering-Correlation-Id": "8953036f-8439-4a0e-c043-08de8f0f974e", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|7416014|376014|1800799024|82310400026|921020|22082099003|18002099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\tONK3y9zBDTv7rHTUazdQCI6rrKTAicroWqmfCnoOVM4wu/m2jtBNhULomWPrCpvS1J0kTf0rOEMINGVgtj+i3V9/20e0IyH/M5UbcoIa3UkCdSvEhtarRoUG70TuAow+URKf7Pd3/8WVYdEFU7oFRGaBUDjv5bv/7pKnYWoDZqCV2j4E0bZeFoUvQvsN46LpTGMA/ledo5P4740lkUL8rVavWFniBMNBnRbMiM8XcAOcHaC1w0ZCRGeoRY6Im9xfU8Zhu92z8eHz7uBiL/rvyzeXwq1KERPzle+MLNEmmz7Xer1Yu6bCmF50OsWGZcdhlodkx7Wz826gFoD+fjSbCVHuUvYlhieikLVJeFucWFD63ie5sgzT2ivl8xiC/9GH06JUQBoUGdtFcOrQmcqwK7yTgFtPSbox0POCDp6tjgWlxma+81EwYSMvNFEo4cmNehZCSfkEq2rY+zOUJa5zGonnAjq8sNT0BQzIXAjtqG/oJKRpVrQoLcU3X7sCUj2B3SUak19iQhOnTo9kAeUXNAbqdJuAp0EdzQa3eIVcPQNnj0oojsK5J3aRMPMFkz/k2EBSd2xfVBPZP2XfkjIhiTTsSle9I/KpH5AoAsI/ir4c6Med5FGO8x4vagsaIZlpZlK0LmwCKdKXZrdOoRhGFGVOlvSery4BWUKhUvFNwzLVY5WkdDQsM1UF19NGSuo1INd1yW5EM1ZAMIHnjQPJM2l1LziodFsk3tAPLqMamLzqXP/jJun8wdm5J007Sm/+aIKYpHhAoA8usvQ8H1WlXiAMPkcO91/K99bY4Y19kLveJn+tdCTBtz+Aa/uV8OE3", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(7416014)(376014)(1800799024)(82310400026)(921020)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tLA8J4jo4m/rtG5CGd5dGYTo3xvAdYdh+MY7yPjG8u00tkCDIDOCMN0WMvlfOYiBfyHL40I9wwEeLTMdXd09fPdpKEE+BtnLNkWvNR84s1mCq2Y9DXVocIWuaO1AkcrH+G20vdfcGOrJuy7Q2p43dAxeIXFpyRu+UvELoqPdvKBnzW5AOTamBZ5dm3ZE4Xo3oYsaYef2leGrodpwOdTgCm/i4QBzpYSZv3RPogOObZrAbqjHwkg+6hLSZwMm4c64wkxOKKMyixg2TQvsqOUyIHjMg5TiyQrTckOxSFm5iexNN/sdJR8g2ntShd+LlGP0BRbzykUjRB3VGYZ04hHRD3JmKKcZS4SAdTlTbMb3SA6c9mdo7rPutH9KNBWz0qvdjVrzzFl3poLwZ07J/7fJMs1ZmCL5U5PDl4sBZfcSu56YqPXSfFsQG+xfZwqZPG8FY", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Mar 2026 10:23:45.7429\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 8953036f-8439-4a0e-c043-08de8f0f974e", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tDS3PEPF0000C37B.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "LV5PR12MB9804" }, "content": "On Tegra264, GPCDMA reset control is not exposed to Linux and is handled\nby the boot firmware.\n\nAlthough reset was not exposed in Tegra234 as well, the firmware supported\na dummy reset which just returns success on reset without doing an actual\nreset. This is also not supported in Tegra264 BPMP. Therefore mark 'reset'\nand 'reset-names' properties as required only for devices prior to\nTegra264.\n\nThis also necessitates that the Tegra264 compatible be standalone and\ncannot have the fallback compatible of Tegra186. Since there is no\nfunctional impact, we keep reset as required for Tegra234 to avoid\nbreaking the ABI.\n\nFixes: bb8c97571db5 (\"dt-bindings: dma: Add Tegra264 compatible string\")\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nAcked-by: Rob Herring (Arm) <robh@kernel.org>\n---\n .../bindings/dma/nvidia,tegra186-gpc-dma.yaml | 23 +++++++++++++------\n 1 file changed, 16 insertions(+), 7 deletions(-)", "diff": "diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\nindex 0dabe9bbb219..64f1e9d9896d 100644\n--- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n+++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n@@ -15,16 +15,14 @@ maintainers:\n - Jon Hunter <jonathanh@nvidia.com>\n - Rajesh Gumasta <rgumasta@nvidia.com>\n \n-allOf:\n- - $ref: dma-controller.yaml#\n-\n properties:\n compatible:\n oneOf:\n- - const: nvidia,tegra186-gpcdma\n+ - enum:\n+ - nvidia,tegra264-gpcdma\n+ - nvidia,tegra186-gpcdma\n - items:\n - enum:\n- - nvidia,tegra264-gpcdma\n - nvidia,tegra234-gpcdma\n - nvidia,tegra194-gpcdma\n - const: nvidia,tegra186-gpcdma\n@@ -60,12 +58,23 @@ required:\n - compatible\n - reg\n - interrupts\n- - resets\n- - reset-names\n - \"#dma-cells\"\n - iommus\n - dma-channel-mask\n \n+allOf:\n+ - $ref: dma-controller.yaml#\n+ - if:\n+ properties:\n+ compatible:\n+ contains:\n+ enum:\n+ - nvidia,tegra186-gpcdma\n+ then:\n+ required:\n+ - resets\n+ - reset-names\n+\n additionalProperties: false\n \n examples:\n", "prefixes": [ "v6", "01/10" ] }