Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217777/?format=api
{ "id": 2217777, "url": "http://patchwork.ozlabs.org/api/patches/2217777/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-2-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330144456.13551-2-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-30T14:44:47", "name": "[v5,01/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Make reset optional", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "61386d8b0fa39297e995630252e43ffa66009bb5", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-2-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498044, "url": "http://patchwork.ozlabs.org/api/series/498044/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498044", "date": "2026-03-30T14:44:52", "name": "Add GPCDMA support in Tegra264", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/498044/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217777/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217777/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13422-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=ZwEbMMg1;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13422-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"ZwEbMMg1\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.198.64", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkvgQ6w1zz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 02:05:06 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id C588D30A5841\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 14:45:51 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 90CCC324B32;\n\tMon, 30 Mar 2026 14:45:51 +0000 (UTC)", "from CY7PR03CU001.outbound.protection.outlook.com\n (mail-westcentralusazon11010064.outbound.protection.outlook.com\n [40.93.198.64])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D42F322B74;\n\tMon, 30 Mar 2026 14:45:49 +0000 (UTC)", "from PH8PR07CA0007.namprd07.prod.outlook.com (2603:10b6:510:2cd::23)\n by SA5PPFB9BA66B77.namprd12.prod.outlook.com (2603:10b6:80f:fc04::8df) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.12; Mon, 30 Mar\n 2026 14:45:44 +0000", "from CY4PEPF0000EE3E.namprd03.prod.outlook.com\n (2603:10b6:510:2cd:cafe::90) by PH8PR07CA0007.outlook.office365.com\n (2603:10b6:510:2cd::23) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon,\n 30 Mar 2026 14:45:43 +0000", "from mail.nvidia.com (216.228.117.161) by\n CY4PEPF0000EE3E.mail.protection.outlook.com (10.167.242.16) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:45:43 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:45:21 -0700", "from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:45:20 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Mon, 30 Mar 2026 07:45:16 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774881951; cv=fail;\n b=h79DGgGTQzf6QP2I0Iha6Yz2s32cWRDB1VMVmUFZtyStsnsHkRjT6HyDo1np48WNoGkCMzp3DhWwPt8SOEj34FZR+Q082rJS8JUqPYItLjdqqjnL8As9/jlx39CVzQkz4u3lrZCcuGjONBW2XjPUlEhwN4OYQ6q0P2wk75UEAQ4=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=r0dKQVPBAaxj89ScZSvs+gykjbXHXazept6+sZv3RwW10/2Y4e7HKZLaSJWkJvpGEmpHmcZPq+5b2ExqJFxcUgVr8ym9DRCdQxq5NCTw4XXpz0VJhr1HdmhYvA/6NIDeCEEHChdPSt38mO4XjZZY9xefkDJqEyAWVZppyrrLgLVjSmTDXmR9JebvVFCYp0GPk9+zqVFazftgwDWCixEJXwmhRBKQ9/c5n7SSvpi0/BcVkaK4D0CBfkRf3mHYJVY/I4+gXqWmP+dDi78vvWzmIWQO/tCX14rHyZZRiqpY2BmRVrb27JEnWr/1XqFOa4leCzNDkCh12sNi4ACYfGNj6g==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774881951; c=relaxed/simple;\n\tbh=5dfbZN3cfbE09itP6RIr+gzBtx6aMa1BqQvP61Lm6wY=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=DCMZJNNzYTOO8t7Wi76UBWbdKLGI5q9bvQ/rwg6qF47+vBx3gUWXBi6YxwUASNFhJ0vFI/DVuY5pzYgk7s/+zpvu/pSKZ4wZdebn+vXBvqDOpQV2irSY/XuKqQr23dcY728Ainz0eNle7Sw+/oSSapbiYyubqIdI2g9WI8NR3JQ=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=;\n b=l9m8qbGYnXXhg+ZCP7JeAZML6qluOpaeRql5gg0/NyIZiO0wTEMn8++zQ4EV/AxG1Y0f8QOF3wfoXFXk+OqkZXpL966am4ji0ZnZfNwqAgikHSHPPu5ombPZGCCvK65NAj/qKw3PfX5+nxVZTI/yfEf0nfO0nR3YCBBa6yhWGUSELqbO+8QvWWx9OFIx4wkruBaaDZ2y5xNCBEX7EGAmtZvpIJHuRqhyLE2Z8rKvNY76/AkpjvTyDB19/OEWWeChuWoImB4OG54izKI9Ih/mdGOjYPuh6tTVnyMKLnoyyu0BtS734wzJmz/tuN7ZEOabjWJIXjL5/TSfahvtHBvBjA==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=ZwEbMMg1; arc=fail smtp.client-ip=40.93.198.64", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=;\n b=ZwEbMMg1oAqT75ag9AkGCgwmIGfR6ugRjYDyY9tU1bnaXdUiPxaM7HsIsAgFbaTPa5qkEu5MS3EDRqZTHcaLmRNL5ghSN9fC8ZUx8HExCkgtkdQZOucAyJXYmWq7dTVG5iKW6jNNV9r4gu5f/VWlSmVMOyot5D/zPthaFTMot/M46lvKETaKi0TcGlL/sELas3am0ZLio3LdZR6r/TQCnHuDFTxjISmj3lbMYLAYgxw1Z65yVsS38QhORLmM2pfue9t2tUuQWTHLuGEqZUXF2AM49bHjTwwpoD1fKI6S4kkO/UzBgeqhF5CuO0eKWkA3O2hqz9bIRId6u4JkJJj+Rw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v5 01/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Make\n reset optional", "Date": "Mon, 30 Mar 2026 20:14:47 +0530", "Message-ID": "<20260330144456.13551-2-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "References": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CY4PEPF0000EE3E:EE_|SA5PPFB9BA66B77:EE_", "X-MS-Office365-Filtering-Correlation-Id": "ae29e5cf-8216-47b0-a4b2-08de8e6b0578", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|1800799024|7416014|376014|82310400026|921020|56012099003|22082099003|18002099003;", "X-Microsoft-Antispam-Message-Info": "\n\tY0I67c16gky285ttvtXIdkhSCwSqXJ6uc5Op6M3JkxRRvMwa8b2Dl9jhZxYEq3Rw9RySnlkL18LFAz6ILn7rfnmdH59W9AIRpFvL/rWaZN/hIw53aIpJshdzLR/H8Ty/mfy1FuX/as0rBtt5zS8XqvRe0fvtJO8x79DVA6rzvxeCiXkbuUnATK90bJMaTMQ7IGGIpQgWKwK452ZwbWyOYXygkVrSM3xfYNuRB5PTLl6xHOlhMsMjb6v0OzqAIHlSADFuCOxdVJtNtOgu6/qgh8PZgFD9JA8XrTbq4RC05c4dt4vkP1yODiSVML+BiLQRVzkoVZpNGleD+CubbrV8/D1srD37XUQmsGHN8YzFiSeZbzxBiEtf5eXdquIDBYe+hq9gIAvmPQh65D1Jyt38V2NVhRAB2plk3o4y3566mN8DKFtB6RURZezAKt5CEOUn7g3ToEt6ojhgmPPr1mqE0LHyQwJV7K2KOPox+xuYLjs3oUyMmhnFK3VOt7otDHCiIAgh4FCYYEqCcwH3saKOm/1EeO4A2DJIs1OjqxQi1m0Znh5cL22JpzRDKEPr0CQ5M+PfwikUh2g6ax/d9ixOM///cVWe96uujXRfXSI2rYWnfP3W1o1AO7QxVtHv4H1hA2gFkmV5ANxd0I/YAv4WUOTIhHgu5QMqJHPF2NJmqXk6jEVnI5NbbwGETUQPwW9sIvR13lWq3+BUbDHw0Ld2hBphP+C0W+sWNxA1WqwniivOZ9giIXgDK+72B8rrZlUw3UZuIumePJCwp91jMWGpdQpuJrnqlUpU7qzAj370PbfvH16AVKGC8y+W3koV2TlR", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(7416014)(376014)(82310400026)(921020)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tztOIcAwZLHw9axt13fRpbTH2YugIZudzJjQkd+97HCT64WlttOaCV7viYSe0XUE/dreBSGnxkGqry6csqXSVXfAMTTjtEAa7iXfANZbk6dBh3I56W+LKJAm2Nz99is01GTLCLgzjKuPwlgHzqPz31GCARUh3FWBQeucelPs/FXtRhvlWZ+PbxOdtcXjSFstqWX3E1hKW4isX62M2t77NlCwrfsF2WEij/jiBqm7oDRkar2YW50JtD7Tb4BNYEYBPvylHRtZBoyLD6xoA0SImQ9lLKQVgc+sUBllTShOBdYpC2G040LzNf8rUAJ11gBejd14pRvsJUnnHjCeWwtPRERwp8TBiJa78V1+esizNFn04GY6Vo7WKgKzVNMyvW5N98xkGBobJ9YMXMSnMtxnvusV3MmRLFvttvQXTrjfbOTe5EENRqLPK/awG5SgST48J", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Mar 2026 14:45:43.6452\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n ae29e5cf-8216-47b0-a4b2-08de8e6b0578", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tCY4PEPF0000EE3E.namprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SA5PPFB9BA66B77" }, "content": "On Tegra264, GPCDMA reset control is not exposed to Linux and is handled\nby the boot firmware.\n\nAlthough reset was not exposed in Tegra234 as well, the firmware supported\na dummy reset which just returns success on reset without doing an actual\nreset. This is also not supported in Tegra264 BPMP. Therefore mark 'reset'\nand 'reset-names' properties as required only for devices prior to\nTegra264.\n\nThis also necessitates that the Tegra264 compatible be standalone and\ncannot have the fallback compatible of Tegra186. Since there is no\nfunctional impact, we keep reset as required for Tegra234 to avoid\nbreaking the ABI.\n\nFixes: bb8c97571db5 (\"dt-bindings: dma: Add Tegra264 compatible string\")\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nAcked-by: Rob Herring (Arm) <robh@kernel.org>\n---\n .../bindings/dma/nvidia,tegra186-gpc-dma.yaml | 23 +++++++++++++------\n 1 file changed, 16 insertions(+), 7 deletions(-)", "diff": "diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\nindex 0dabe9bbb219..64f1e9d9896d 100644\n--- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n+++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n@@ -15,16 +15,14 @@ maintainers:\n - Jon Hunter <jonathanh@nvidia.com>\n - Rajesh Gumasta <rgumasta@nvidia.com>\n \n-allOf:\n- - $ref: dma-controller.yaml#\n-\n properties:\n compatible:\n oneOf:\n- - const: nvidia,tegra186-gpcdma\n+ - enum:\n+ - nvidia,tegra264-gpcdma\n+ - nvidia,tegra186-gpcdma\n - items:\n - enum:\n- - nvidia,tegra264-gpcdma\n - nvidia,tegra234-gpcdma\n - nvidia,tegra194-gpcdma\n - const: nvidia,tegra186-gpcdma\n@@ -60,12 +58,23 @@ required:\n - compatible\n - reg\n - interrupts\n- - resets\n- - reset-names\n - \"#dma-cells\"\n - iommus\n - dma-channel-mask\n \n+allOf:\n+ - $ref: dma-controller.yaml#\n+ - if:\n+ properties:\n+ compatible:\n+ contains:\n+ enum:\n+ - nvidia,tegra186-gpcdma\n+ then:\n+ required:\n+ - resets\n+ - reset-names\n+\n additionalProperties: false\n \n examples:\n", "prefixes": [ "v5", "01/10" ] }