Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217775/?format=api
{ "id": 2217775, "url": "http://patchwork.ozlabs.org/api/patches/2217775/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-4-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330144456.13551-4-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-30T14:44:49", "name": "[v5,03/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Add iommu-map property", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "c26c960e3a1dcbbd5266ea64a0287c6f8f61f66d", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-4-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498044, "url": "http://patchwork.ozlabs.org/api/series/498044/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498044", "date": "2026-03-30T14:44:52", "name": "Add GPCDMA support in Tegra264", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/498044/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217775/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217775/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13424-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=lNPSVNld;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13424-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"lNPSVNld\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.85.1", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkvdW3tQNz1yG8\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 02:03:27 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id F175C30DDF7C\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 14:46:16 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id B60C33242D9;\n\tMon, 30 Mar 2026 14:46:16 +0000 (UTC)", "from BYAPR05CU005.outbound.protection.outlook.com\n (mail-westusazon11010001.outbound.protection.outlook.com [52.101.85.1])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B7D4322C88;\n\tMon, 30 Mar 2026 14:46:15 +0000 (UTC)", "from SJ0PR03CA0081.namprd03.prod.outlook.com (2603:10b6:a03:331::26)\n by MN2PR12MB4110.namprd12.prod.outlook.com (2603:10b6:208:1dd::18) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar\n 2026 14:46:10 +0000", "from SJ1PEPF0000231A.namprd03.prod.outlook.com\n (2603:10b6:a03:331:cafe::7b) by SJ0PR03CA0081.outlook.office365.com\n (2603:10b6:a03:331::26) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon,\n 30 Mar 2026 14:46:07 +0000", "from mail.nvidia.com (216.228.117.160) by\n SJ1PEPF0000231A.mail.protection.outlook.com (10.167.242.231) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:07 +0000", "from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:45:40 -0700", "from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com\n (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:45:40 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Mon, 30 Mar 2026 07:45:36 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774881976; cv=fail;\n b=meawswPfu6wfjbm3cIDEXX6lMCQWRiGPrU3sNkfZ6TjJeRIqW0uQ84Lwj5ndIYa6yGJ7dU7zZpFn7lvYvkB9Q7GWDU4BxKlQUVUSHAV9kjOXxhlUtUNTK3BaSx7wdfAgLsp58EMCSLV/xVMtDpfcIHxOCSrhS53BwZBATiZkOuU=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=PVUnjMuZxi/aDdNtzHWl+fUV6GGhjfQmmfpGR0FUHqjxeigb3G7+EG4fQx3J22cPbgIKOQwC5aYcSuv9PIyVa/xpsQJV/rJ5zTCw401fmfFqqcXmcp1EGZz/k4oVbq/g1irz3e5rsaJCw1jH+Ahm0bqhG/moq2qqc+WQlMcs9ARV6wmLMG9qcwxpugudNNbkj8NFjrXh+GaSorE5GmO2zJDoG2oCcuMa23KepIluGgoKz1COK9X6AGqt70bwqSRa4eJms/ZJqGjVnB4tbwxe/l/FW9NxySiASrrVoKZdxc3M632Vr8A3CBLGNE3mfzXxIvM3pxu2dzyPktSEyFrrmQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774881976; c=relaxed/simple;\n\tbh=Ngs8EPNMcbZmCb7C00t2bDxa3rlI6qLzn7lzhHMz14M=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=PLBhW2T7BzfXqDmJApqqK3f4j0/A7mmA4RdfnQIzm2m2ft7cQKnctZdg+B+TD/nLhMS31im784QTAjT/uAqwYKlIQx/hlkq+EFVS1nGq05lP6cGo7/DkbgqnfLgTW0zIaJQJyz1W9Mv5l8rQnkX/rjt3kuhkHXzoqU7whWr50TE=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=;\n b=U6Yr17n3AtXYKLMhfuI4YCZdTneGDWIaa6LvNt6Zz4RuRPhxheUqIbJ1ilp9jFl8fQrkS3wy+MYAt5sAAn0hpraZlTIfy7+nc1ogIHtFBv9O0EzFU+Ockv/wgdePFeMlMeXn6O5IpWi4Nhv6vsvuj+NvCffflWhSB/MApimdxEiugQXjmq8KW0LRI6ehdrJMDsr7p8cayYQzy4ECxfcjQUOOKe1O52FieCKbh47K3lPR0TZmMEtbAiaLKyWgfiNd3SjuNKcfmpVVT12SZifLBjEvYk6Mu8b7kDb9plXj4hIjQVZezrtP8W5Szv0nrNx6K5eQGJx26YqzHBe30sb8/w==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=lNPSVNld; arc=fail smtp.client-ip=52.101.85.1", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=;\n b=lNPSVNldrA1F7W0iYzjyl6ijqyOLg0uWJB//umJBPjsfcqFERBWiYDGB7daupXw15UaD8Xh2pOZWLWJvgtqLyXQzQvYT1IsrisXtsfG7JPa9+8wfjlJc3vsHueblfPGsb4ZO/tvtS+LvSuQHcIh8vwYAxhWNqMRrJrr+/oEXu3yuHPhx/LwGfLAOVc6qrFgm841ephIJfSDXq/CjbNVDytT0wQ48VxQLdgrQjvCIOmPGormgxzHex/l8vAKAIQX74BZELjvr8dh49NaGFdqdPV1c1t7in0/G2q/J7OnDQJQ87DzqXkmEX6oKExugoilLIgxVIcIH83Iapc1V82WILQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v5 03/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Add\n iommu-map property", "Date": "Mon, 30 Mar 2026 20:14:49 +0530", "Message-ID": "<20260330144456.13551-4-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "References": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ1PEPF0000231A:EE_|MN2PR12MB4110:EE_", "X-MS-Office365-Filtering-Correlation-Id": "fd6456db-9522-4f3e-2b3b-08de8e6b13cb", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|1800799024|36860700016|7416014|376014|82310400026|921020|18002099003|56012099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\tS+46FG5QxtRlQanfgM6aOOY7OJvgXwlrj8sGKVWCrzw9nEiYVwlY2j6Ot7NEAclbPn2G8dNshUAAa67T372c6f8bLL3sSt4thzVOIKBS8UMNOLJZW4caljyrtNFANcd1idbhhCEpH+cHcXxZFcwt8zEAgw4+SHiAJOdMn5iWiE8DGuXEK0AggGElbwk6yjczpb/wofvtUCpQ8AwaQTts/jkbpDywh3inE/jFZc8fDuiN3NyOTUS8sFnlzCqN7dugqf3kaee0RExtfHVZgXUxVmUYRfBrJ5gbKkfIc8KgPyrAZ2dQmPg4oGeLUvjVtcCaC0rmDxqFcXYJV2ANPH5Xv0PzbohkjhxLtbJBUvNdClRwBCuYu1YWFzZPxUxzjwE/ZPHLkcgvHc3m2WTcLFIPOyy96nXXoBYdkopTLgFFTvozyczCEwxWFc/GC2d0m7CSVYdRBkGBcN0/HwWeHyC5d0PKtnaMjkRptKiVCMGQ+gN1Tl3ZNNf1VaZNaKpPdzgFu6YV6Bx0GHJUnMsFPa+GZ50IQRQB0sJyvoZVaqRF6MaqpP4H4Z5AUwL1XF/q8cgL+gdin8CCaNhNnQ7nkg7e39/IMvgT0XUTNyRJjFXQ8/CMBbLQl7WOXtWQwnQedP+sLC6jWawE1GrUAlZW90E3xMcEjZUo4rqPi5SQFIvHVwbP8QX6VHf4dq6TX2JmD0HrIbtxlqc+J5mM+9HJoFaBC8AyVKe87VPdb1W3VFbQPMFAMm1GrLb+1iLYJBIR4aUYebomXkCzK2YV5z7vIC/xTBI5wRG9stRpSFcQXNbj1xJsPI/QW6OqYjS198Ez82Dl", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(36860700016)(7416014)(376014)(82310400026)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tiipB3zEF4Plzm2Vexmw3ATr0Gp+ZFxafwZ+VWoHmJLHHA9c9sl7+3A+ZgvlUodr92dn86Ajy+MltEP7+Nlv4mnROGp2BHMqFgvNsxci8+jtFe7QNbltm16Pk/lm0/wbL9vYsDJEZo7nLO9zPQkj0T3wRZXTJhGnfSmB5TUSlZnvVEHKSLxwrQF60tZ+pDTY924xYnpQRaTJHW4tVKRAi5tm3LlQ4t1JGjq/ZHQhQo1SKbuTMAcqhm2Iy/cTWtQ/H/SYpd0QYTo7+aN9bwqmdd3BhHMeRELO5w7ytvJNmAo/T9Di9Nq6Zxu8mL2gvQNNzgmFu9yZ/PPQ/N7DjSgcOD4qM2IHQIBmWqjthvTTyzsnG4WOwHVutVMJron4y5wdnySQME/zoz3Zn42kR4f8DovdPqbMnjuOqhym1gkNq7Dd4xIXJswH4FbDG0S1a253R", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Mar 2026 14:46:07.6536\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n fd6456db-9522-4f3e-2b3b-08de8e6b13cb", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ1PEPF0000231A.namprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MN2PR12MB4110" }, "content": "Add iommu-map property to specify separate stream IDs for each DMA\nchannel. This enables each channel to be in its own IOMMU domain,\nkeeping memory isolated from other devices sharing the same DMA\ncontroller.\n\nDefine the constraints such that if the channel and stream IDs are\ncontiguous, a single entry can map all the channels, but if the\nchannels or stream IDs are non-contiguous support multiple entries.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nAcked-by: Rob Herring (Arm) <robh@kernel.org>\n---\n .../devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml | 9 +++++++++\n 1 file changed, 9 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\nindex 64f1e9d9896d..bc093c783d98 100644\n--- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n+++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml\n@@ -14,6 +14,7 @@ description: |\n maintainers:\n - Jon Hunter <jonathanh@nvidia.com>\n - Rajesh Gumasta <rgumasta@nvidia.com>\n+ - Akhil R <akhilrajeev@nvidia.com>\n \n properties:\n compatible:\n@@ -49,6 +50,14 @@ properties:\n iommus:\n maxItems: 1\n \n+ iommu-map:\n+ description:\n+ Maps DMA channel numbers to IOMMU stream IDs. A single entry can map all\n+ channels when stream IDs are contiguous. In systems where the channels or\n+ stream IDs are not contiguous, multiple entries may be needed.\n+ minItems: 1\n+ maxItems: 32\n+\n dma-coherent: true\n \n dma-channel-mask:\n", "prefixes": [ "v5", "03/10" ] }