Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217773/?format=api
{ "id": 2217773, "url": "http://patchwork.ozlabs.org/api/patches/2217773/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-11-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330144456.13551-11-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-30T14:44:56", "name": "[v5,10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add iommu-map", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bc527921626356d34f46b75c6914b52296f8f92c", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260330144456.13551-11-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 498044, "url": "http://patchwork.ozlabs.org/api/series/498044/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=498044", "date": "2026-03-30T14:44:52", "name": "Add GPCDMA support in Tegra264", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/498044/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217773/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217773/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13431-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=gMTSL5+K;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13431-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"gMTSL5+K\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.61.29", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkvRk4FTQz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 01:54:58 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 1817A3029FED\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 14:47:16 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id B870F329E46;\n\tMon, 30 Mar 2026 14:47:15 +0000 (UTC)", "from DM1PR04CU001.outbound.protection.outlook.com\n (mail-centralusazon11010029.outbound.protection.outlook.com [52.101.61.29])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E64731F984;\n\tMon, 30 Mar 2026 14:47:14 +0000 (UTC)", "from SJ0P220CA0024.NAMP220.PROD.OUTLOOK.COM (2603:10b6:a03:41b::32)\n by CY5PR12MB6131.namprd12.prod.outlook.com (2603:10b6:930:25::10) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar\n 2026 14:47:08 +0000", "from SJ1PEPF0000231C.namprd03.prod.outlook.com\n (2603:10b6:a03:41b:cafe::7d) by SJ0P220CA0024.outlook.office365.com\n (2603:10b6:a03:41b::32) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon,\n 30 Mar 2026 14:46:41 +0000", "from mail.nvidia.com (216.228.117.160) by\n SJ1PEPF0000231C.mail.protection.outlook.com (10.167.242.233) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:47:06 +0000", "from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:46:42 -0700", "from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com\n (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar\n 2026 07:46:42 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Mon, 30 Mar 2026 07:46:38 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774882035; cv=fail;\n b=V11/7jbDu03HhLKpTPPhADc6ft7neHau/yKeWGcnrgN2b6bVFy11j3O7qQbWf2e5MZkIBi0dSpfsDrIfRKfSQIM48Mfe2Z0/h/82l21Z1hvh1a4IIrVI+T09qTZAAp496Ofx6t4FZjolNwcUyacUNqY71LaRqdEk7/B78JzA7Z0=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=OKSAOKVPOpyUGY9d5NXCU3hqJjb6JNLkHArfq/BXOdQ28CGwNtD6HlMCgVZApX0YGP+LYsOuzjQo3lTIKMb5Wy36Zcy9c6Wd5Rt7ZZW8gc/b3X2BlY0UIx1cHzAKz/LP60bVchfnnR2SCXEgSGkALhkwcG9CashppHbrebA8/ZOjkNXPHTCHXzZ6qPHuZyxQEp00fB48xofRwd564JSni/9MNUjNbJYIzv810fj7ZsdPHvatXdwCn4jXzM2PixM/Me0FKk998bIazTg0t8qyq22alCeV38NuzeAr7xVM6CUynd0ltREPTt438GxcYBCsUMqCNjeNTRv62pM/iQPkMQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774882035; c=relaxed/simple;\n\tbh=S1s9eEL+e6ZhFAmNEYpv65ZovJCBkkZwzR7yhlLIEow=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=A8r4Q4IRNVYLCZV6HtrDfFRjFMAudGpKOPh2GM8I4VdlNw68Ao8ZLehEw5QiaD8JN7baWZn6lwXjqxg6fsNnd9JGKKtQfiBQvPt1M+IVMBqVEu0oarKM/TScgu0p4PAMXG4i+1UkwmugNPBPP19rzGVSr/1lyqFutbQOLLzQ8nA=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=yCOl93LCv6nnLhWD+KCwcIDTrTPd6mxVM8Uud0Xa0T6P0jwJK/riNx+uXuTH4fG2rQEvQat+i/+wZP1WfuqPDdS6IzSRGTOw4tzO+9ThUHAI2zip0pych4Bf7sWU99jawpBzMw6B83tzGy6pe5mcH/VRHVzEzARNCDxJAwwz6xHmV0SKMqF9TPQURHjy9LZ5Wmij1ICuUGKZQ3TsvzUh3LN8PyUhN/E4Mp3rBQXOh/NU48V0sldiknQK+OTckKkA7jHsUz4YKw8ek6qZTqc+4XZ6jNggIdspLmGunAqujXQuUzz9JzUffyxX7XUQjScBwD5D3peiXMs5v9P2x3OH0A==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=gMTSL5+K; arc=fail smtp.client-ip=52.101.61.29", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=gMTSL5+K9v9KSWz+wdAaq7lIu2L0R/gYFgkxPRCFBSvkcJUylXgRSUTI/5NTb866CAVOF9KQQGIJeVlmYWdww8zOOjcN7ftIPRNpa1PF6hNAy3MFZnnVyfYiHyTBQI+dDBPW1vbDqMeSvSrCfYPEuKOxn/0SR4AVoDadmZ9Z72MouN60VjRtKU02LJHxh9eb8LWgUxAc6URPe7dKXtGB7TAvmmQdQA3WOorHpHYewQZchMkhvavBq/fqy53awzt2Pb1QeHXJyQxdiMRoEpRQjCK/IZxVmltNHyQbgQ1h+ig7L509oJax2gXzFk2sbAO+PwjQuTohzKRy4QrYyqt0Yg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v5 10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add\n iommu-map", "Date": "Mon, 30 Mar 2026 20:14:56 +0530", "Message-ID": "<20260330144456.13551-11-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "References": "<20260330144456.13551-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ1PEPF0000231C:EE_|CY5PR12MB6131:EE_", "X-MS-Office365-Filtering-Correlation-Id": "da29a80c-1673-4eb6-b477-08de8e6b36c5", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|1800799024|82310400026|376014|7416014|18002099003|56012099003|22082099003|921020;", "X-Microsoft-Antispam-Message-Info": "\n\tJrdLciRgfjTMAlAGftqlZSpVVk1CSjkrc/qnfXa8WQFjjhP6plmaeLcf3l64x5BJkgWPRveiVxBA/ZYychkCmI/Eid9gLJAUzdFgFwTbdidVSNMcqLtCntc5lc5TeQa6pvtcKq9gpdBvWsqylueBCKqUsIbLS3tseueCvwiqjbPHJ2gQj7rNyDclUDq7b8gGACFjkzK1wsLNxx4YdYwViaZsuvCEDyE8Rwpt5FnSyFLo/zLcBTWdLevqqwIgOU82pT1lE0X7j1JgrhnTgX8Q2fZhSLY1eTXFAPgwKhPQCDwMJ3oNmlnOnKF0ijwLkloVqiqUFlajt5bw/2ZDtueDAkMoSa9IGYoY57AECutEKfFt3di0bo35EbxiTgXaImjLNZZNmsTzvbZxPB17DUOwvnYdHHvtg+ccOtQbxnUmbzrhbvnvr6i0ZbqgKmcYfJlmW+JkQk6KGdDShOWZU02ds0KWaCq6uk9UFspGTh2NgRG+2lrrRD940bH+BfFinkepwB5gAcW6SFSVBm11h9VPkMeqTIMT1UH0EKReeXrFPTxdFpcvBiwOMydVZI5IJrPIiXe3ACYq3CodrXTCM3qE4r8bziCBXrmAXEAnwg8xW2GQbDFf5kfUpU0+HCHNziuJMjf/UMuPG96JYVYnmpVw+uDUQ5lXG4AH6ICDywfHKkTtz9CGeFjHdBVc+wclmORA7O814kwSyzV0r0/y8RlsmpIODNFbulCjfCKGzMPHb7vXThFYGr395DdyRBKSJ3pEcKW4/bzoC8dPBp4Ll063bI399cN4qW2LUD4ngNovE52f48fmBWawKsdy/sQld89H", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(82310400026)(376014)(7416014)(18002099003)(56012099003)(22082099003)(921020);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\t9cd69k7S2nu7DrE4ts6bAChZBwlGfWkhzJEUstdgVbz5Yi0t021PgzFRV9MfztimGu92OkeZMwEM6+hpwKU0hp3j7GAGAlza+r9bvIN+XrE+HzP8uAGaGILgQpjZLOQhe+4l+Cp6YwOczygZ9DvSCUW8xO/VGCMaK1kTuJsFtpqWeB+8LHvtd56ptK0LMtjSS0Xcabgjuc9GkVO9lntyC1Wi3i99lS7cIx9LhctcVYQnqLrtx7R+UW+WxS32FFy7lyx7NA5PNdBZd2DN9r0JR0gczSgUWtXf7GW43cz2yT04Yi383X4RDm7EkzMBWX7hYzYxMw0FGqfjPNPg52ygHt88uf97wgiO40bSOQTeQl2cLQ8HEOwedU+zjC7t7vDAAx2AQx2sQc/meCAj2YR8oUYCNQ4qS7n2sN04EUBbauvA/ETcbplCtjiebXFnR476", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Mar 2026 14:47:06.3512\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n da29a80c-1673-4eb6-b477-08de8e6b36c5", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ1PEPF0000231C.namprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY5PR12MB6131" }, "content": "Enable GPCDMA in Tegra264 and add the iommu-map property so that each\nchannel uses a separate stream ID and gets its own IOMMU domain for\nmemory.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\n---\n arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi | 4 ++++\n arch/arm64/boot/dts/nvidia/tegra264.dtsi | 1 +\n 2 files changed, 5 insertions(+)", "diff": "diff --git a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\nindex 7e2c3e66c2ab..58cd81bc33d7 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n@@ -9,6 +9,10 @@ aliases {\n \t};\n \n \tbus@0 {\n+\t\tdma-controller@8400000 {\n+\t\t\tstatus = \"okay\";\n+\t\t};\n+\n \t\tserial@c4e0000 {\n \t\t\tstatus = \"okay\";\n \t\t};\ndiff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\nindex af077420d7d9..b2f20d4b567a 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n@@ -3244,6 +3244,7 @@ gpcdma: dma-controller@8400000 {\n \t\t\t\t <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;\n \t\t\t#dma-cells = <1>;\n \t\t\tiommus = <&smmu1 0x00000800>;\n+\t\t\tiommu-map = <1 &smmu1 0x801 31>;\n \t\t\tdma-coherent;\n \t\t\tdma-channel-mask = <0xfffffffe>;\n \t\t\tstatus = \"disabled\";\n", "prefixes": [ "v5", "10/10" ] }