Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217615/?format=api
{ "id": 2217615, "url": "http://patchwork.ozlabs.org/api/patches/2217615/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pwm/patch/20260330-t264-pwm-v3-3-5714427d5976@nvidia.com/", "project": { "id": 38, "url": "http://patchwork.ozlabs.org/api/projects/38/?format=api", "name": "Linux PWM development", "link_name": "linux-pwm", "list_id": "linux-pwm.vger.kernel.org", "list_email": "linux-pwm@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330-t264-pwm-v3-3-5714427d5976@nvidia.com>", "list_archive_url": null, "date": "2026-03-30T08:53:52", "name": "[v3,3/7] pwm: tegra: Modify read/write accessors for multi-register channel", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "f23f6ba356c950af779d63966c05db4b1be2106d", "submitter": { "id": 26499, "url": "http://patchwork.ozlabs.org/api/people/26499/?format=api", "name": "Mikko Perttunen", "email": "mperttunen@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pwm/patch/20260330-t264-pwm-v3-3-5714427d5976@nvidia.com/mbox/", "series": [ { "id": 497978, "url": "http://patchwork.ozlabs.org/api/series/497978/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pwm/list/?series=497978", "date": "2026-03-30T08:53:54", "name": "Tegra264 PWM support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/497978/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217615/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217615/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pwm+bounces-8413-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pwm@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=mZBfxofo;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-pwm+bounces-8413-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"mZBfxofo\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.201.57", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com", "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fklmf0MfXz1yG8\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 20:09:06 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id CB38A301282F\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 08:54:35 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id EEFAC3B2FDA;\n\tMon, 30 Mar 2026 08:54:09 +0000 (UTC)", "from CY3PR05CU001.outbound.protection.outlook.com\n (mail-westcentralusazon11013057.outbound.protection.outlook.com\n [40.93.201.57])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C74A3B2FC9;\n\tMon, 30 Mar 2026 08:54:08 +0000 (UTC)", "from SJ2PR12MB9161.namprd12.prod.outlook.com (2603:10b6:a03:566::20)\n by DM6PR12MB4281.namprd12.prod.outlook.com (2603:10b6:5:21e::10) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar\n 2026 08:54:05 +0000", "from SJ2PR12MB9161.namprd12.prod.outlook.com\n ([fe80::d9d1:8c49:a703:b017]) by SJ2PR12MB9161.namprd12.prod.outlook.com\n ([fe80::d9d1:8c49:a703:b017%4]) with mapi id 15.20.9769.006; Mon, 30 Mar 2026\n 08:54:04 +0000" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774860849; cv=fail;\n b=mjTEhE7gHvg45zkz+6FUAa4R6Dwm51IkXE9WLadLq7no11t80KTeevdlzD3g+oNWGe5iOqCVQP6H/5LiBK76cgL3womPxN4x/k4GOp4OP8blA2e11RL6dStLzgiI5hoxwFo7nz0klW3Hn9LnzpMn6r3gjp4DH0s3zCvoRlQBIyc=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=m2pSkIJRGOT2lgYCyhILO14Ffi4YUdnme+gvaLatMFa6oY9yPIrXXe7XnyZ40Nau7J7SqRDAqoJYQ0o6J3/DGiY2C7lQKgbpB5nql2nJnddXlLfBZmOl9plXIupg2U6BtEr6iepP5IVJS7sRarBDWiEsfsLeTIcHf9mH1LlR++YByj9EOHdT3hjps1gru8oyXalEL5pDwj2GY9yQKbEQznDk5vQWOe0eC3WXlIV4sqbuvNr+PKzbaA8Rq+9skJ6ofoQMsXjh0fNu5aiUfIMNJaFOZ+PdZrY1Isy2IXxKGTwwXlGOriT7dzleINkNfqBzSh4BquX3R6oErM2RIvkxEA==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774860849; c=relaxed/simple;\n\tbh=nMmkVJSR6BhMuHorpkc7+tV3jZv/s9UqiGI/iroU+v4=;\n\th=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To:\n\t To:Cc:MIME-Version;\n b=GsWkjZVrvaBq1mPiLTT3t3VmtScuyL6Ida7WliYdKTPP2qjntbgYEn1eeAbpLUnKGd6SF0dbqv7+W3tqwjMh/kJzLmYG3dc6rUcIyFLPC/5FWXgro52gAO+9j1tFHyClAg0GbsvZGDLg6nzi7w/XHQum5BAIrmLEx5vL4XsguzQ=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=9F96/LNq3RoF5Ql5c/qqGIS7TthtDvkww4fuyoHBpig=;\n b=rXgrY+xCn/JSYMMEisvQBzGzWuABbMopHKwdjU+Ndi3+5f4O4NROZt9ypgifFkIIYcFCXYEEzbjJfdI4qAO4RNFBSAuW0YzPgjomGYxggrZf0qxVm243HbE3OJ+TIa4tm82VS1Lb04tw8tuDP6LwjFfxQGzQdtC/9jHq9S6SJhYU9zAQMG5YYyZ4d6i+EwjTEmdNQMLxmxciptVS/UZ9LagIlD+niMVd72jnWTGUWmOU73f5eRA58Wl3L+EE02ddTTunVDjBrkHVR+pF+g+vNJ9JpqYfBEMgB9uiQw2cD1mH+nUI48v6bTzkyTlNoycXQ6nE8tJmuoVniOnO13TzhA==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=mZBfxofo; arc=fail smtp.client-ip=40.93.201.57", "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=9F96/LNq3RoF5Ql5c/qqGIS7TthtDvkww4fuyoHBpig=;\n b=mZBfxofo6T/lbIoYH/OIqtK0QpIA/OmWXcBVe+mteF0/it9Y/g5GsR8xeJTGQIqHLveFBkS3RD+jjTKoXpookjUm9xfgTKAoBv9LnKH658jyqsUY4g5JNnJHnPbEqCHjI1fAeYD/oFWOUnyOmzO1GaBAV7YnZ9Yk32lpstZEohWKUpn/xPph31S0NJlBUctBbf6R140zNUGwno0HBNKV++hLdyXFXyhK/YzF6zacoDbTCM0Gz24mm25BjGI4MTYlQrvxk8wAkFidCgvvTatuS57/2LW8wEB0B/1HUqUPIIrB6Z9D7k52J9laKVph4+q29Yj4oX9yvymSjCl0IpNzqg==", "From": "Mikko Perttunen <mperttunen@nvidia.com>", "Date": "Mon, 30 Mar 2026 17:53:52 +0900", "Subject": "[PATCH v3 3/7] pwm: tegra: Modify read/write accessors for\n multi-register channel", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260330-t264-pwm-v3-3-5714427d5976@nvidia.com>", "References": "<20260330-t264-pwm-v3-0-5714427d5976@nvidia.com>", "In-Reply-To": "<20260330-t264-pwm-v3-0-5714427d5976@nvidia.com>", "To": "Thierry Reding <thierry.reding@gmail.com>, =?utf-8?q?Uwe_Kleine-K=C3=B6n?=\n\t=?utf-8?q?ig?= <ukleinek@kernel.org>,\n Jonathan Hunter <jonathanh@nvidia.com>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-pwm@vger.kernel.org, linux-tegra@vger.kernel.org,\n linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,\n Thierry Reding <treding@nvidia.com>,\n Mikko Perttunen <mperttunen@nvidia.com>", "X-Mailer": "b4 0.14.3", "X-ClientProxiedBy": "MW4PR04CA0280.namprd04.prod.outlook.com\n (2603:10b6:303:89::15) To SJ2PR12MB9161.namprd12.prod.outlook.com\n (2603:10b6:a03:566::20)", "Precedence": "bulk", "X-Mailing-List": "linux-pwm@vger.kernel.org", "List-Id": "<linux-pwm.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pwm+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pwm+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ2PR12MB9161:EE_|DM6PR12MB4281:EE_", "X-MS-Office365-Filtering-Correlation-Id": "ad5ec844-f511-4b73-e640-08de8e39e53f", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|376014|10070799003|366016|1800799024|22082099003|56012099003|18002099003;", "X-Microsoft-Antispam-Message-Info": "\n\toctuo95hG6hx78DMil1TpkR4W45cdhiuOkq93CLe1IteHn49MM5d8hdFHO4acCJzA4MtU3s/M7LaR2TtBSCxTf0GLxQc3MuEWg/BNJffkkc19UvR/TrybTrFWXqx8W8dy+epNRZszjkCDKIzvnbeL6uJVqxGbOXhptsBS9cIsR4QAUcjhO/DXJm8uaNezt7epPbwrFMZYCLIS9fHm214mmC7sz4/D8hiqia0Rrg+N0/pkzQGVfmis5znxw42p9Ky6Sg7leHET7hEUVFKau0ji7hdN0KKV2e94BHFI8ZbDOjXstSN2a2JeY8GJLxYFi5JnzhZsSSVWfjA2tDQXmYxOWeynlGEkuEqZX+x4DaMXRiUhiJS/577jRZjvEpeY7/Djspw/a0xBMaHiGVkhkyY2OZ3NkgV3qcHoYRpbB7WJ/IelMwDKIcswVrSFLH09pM3q1Ms3IJDkjuuABqkppLS3+CZNVZPGRoDnmwZNxeLjz6cCGWXgrbKrpsW9KmW70d37SLpO2atAmkzgII4ETAgYFv4cnQhY2OztYJtTWu9P2vzRFbXwRghw7tK3RqzZ1kTOErjL6cT83aDnxppdXcqUE2eE8/wY4cjyjhjbCfZCaymYW2UgWSlxM7bldDQwRUtMZLU3vtruVR59lvS18zxZDcb/0/ZxR9z/X3g79elxPP/Mfc3kl/vUi7X1EBbSBtWLopy5zoUiPh8ilg4Z8xMrJ4iRwj+ZnsHzc4GutnKy4w=", "X-Forefront-Antispam-Report": "\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR12MB9161.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(10070799003)(366016)(1800799024)(22082099003)(56012099003)(18002099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "2", "X-MS-Exchange-AntiSpam-MessageData-0": "=?utf-8?q?6xsjNs9ULo3WvSpeEENiHs09zIRx?=\n\t=?utf-8?q?TTtZflNoFsGkA02bGM45oqiba6rUCwpTytaFku24fWR2olJ28C8fibe4ybzMFqmPP?=\n\t=?utf-8?q?lpaYcuXKNOQONvk3IKkSmlFs33A1tHcdoZkzYbXIO0dWoPReutl5orh9tuqhXJpg6?=\n\t=?utf-8?q?dflrlCBysyTyQUlbHjj40EupuISs3sorj43ZKHC97sV4v7Vmf+xvcFQlyEtAe4JKB?=\n\t=?utf-8?q?JcCv9+CG1OjiwB7czjmE1V/jiVt0RHh7XQQWFJ8+YqVk4SeR8P/CkrADAWYUpfiEz?=\n\t=?utf-8?q?rz/mJY7/9Pv+qYPfa9A4xDEgl+ygbXGeOOKZoenJbxseCxKQxo2JQkbpr2qFlrYvx?=\n\t=?utf-8?q?wtq8vm3uSzbzgJBGx9A7/2DeiXRrClnpcyg/v/vFW+rREHPs4bjz4UL/2S6S7r+Ur?=\n\t=?utf-8?q?7MSca1mIYGlulEW9k987oVK+R++QSmrLDCmRyRziPj8N04zg5IVvbwWptzQoMp4RW?=\n\t=?utf-8?q?to4C3pTuJ3dXseyHPRoQFWIPAgBiSwBhrwX0O5S2T0QtMgFAeb69GbQkctm7Iyv7t?=\n\t=?utf-8?q?XxvNkIdgHMQtNl8ewZW18uGkvGauaNgnMofHYXr4d/KRdEEeeM6YKQYltLL1i0DYE?=\n\t=?utf-8?q?i7gfUYYowAYrqnw73DjE+tCsSfrTnmTAd2Ji87Y5cRA2qCIG6GFKg/ODEGupJDHFG?=\n\t=?utf-8?q?WPy9YlPwYxkm7lUDsud2l8ao+3nL2LCGs+8UQ5hUhprl1g49Qlja763Psna7+jZNk?=\n\t=?utf-8?q?mCrvnFvWDuVJAt4GlUF662ByxVBxIYVOFZ9bFo5a+gZ8nAeQWbA43EWVhzvUTknE8?=\n\t=?utf-8?q?o9yddMhmfc+DfIyFJap9Y3vFRzG3KW20u/Lgfde28oAwEEcJvspWdMWE5b0qYnGTJ?=\n\t=?utf-8?q?pfwR8D92gRMQIBlPnVX1jkwK5n1CGfZOmJTnXYNnKIjfQpSWCNZFvjOnQXACRSzT/?=\n\t=?utf-8?q?cp0fCkFzODjB1bT9G31X9nb6mXohTucCRJ5tMcDH5/kzx/YyQzw2Us5Pbfk4xoKHZ?=\n\t=?utf-8?q?KCo9mJwxyL+O10u0TJuwaFSfXzrB7pFxv69JB75i03BhVj/ZiCFteDWBR1jkEuLl/?=\n\t=?utf-8?q?KD9SnHjZHxgG9RKXuUgTyevdsL8eocszeiv/E3dUpN3q3CnVjDe3BSxu+n0o4LX43?=\n\t=?utf-8?q?t7zHaBX4bTH57BUVBnxPW2pnbgq58qddoVXESEAwzvkDXDD0YuDV7cBv6XAnkhkQX?=\n\t=?utf-8?q?ZUjgvsKIpvY2D7fNm/6K0k7WrD5GVX8//4RZjKYtXWuYOOYRYLISU30VlTPsoE2Ow?=\n\t=?utf-8?q?X1Kx2JxC26gjmv7yWML0OgCAyIyZ2VCu3s6L/eTvh74hDd7tAFR4pzExMkBSfTnNu?=\n\t=?utf-8?q?dHR6CcBxRd+Rt497ta4jCXIUlxBhImbMkp4Gm4VyWmljr6vXTH1Wg366ByN6JR+6E?=\n\t=?utf-8?q?ewY+xGIcsDI680OCIKGKyPiFp9ejdP6g2MRPa6FnxLKerNSa7jSKg+ODevEyTFoqQ?=\n\t=?utf-8?q?wOMA/s3Y827yRV2Na2GUlW38s7bjQICIoiN2PAF7ydXwGZTrO6O4JgcvOV9BhFwFB?=\n\t=?utf-8?q?+wUiOhZTi3Wd3eEo4fgQVNmJzxKOnJA83X5MrOI7pCU3yuYQPx//ufAKcnompIJXR?=\n\t=?utf-8?q?A9Virt1mqAlFjPPq+Yu+fNHxpSlIIlYwkl3Ij629PPSVHz1KgFZG9pHhaTisrojqE?=\n\t=?utf-8?q?XlVQOayytuLGMavXzSv6JJ8XUp9voT2vjE14oHI5ceU6Ux/gsJnq/izY9EHH+VvqG?=\n\t=?utf-8?q?2Hj+awUPZA7JKumx5XVUrp6Xodng/aE+r4eBaslcwrdzgW8gUX7p1e1NQTG5zh4mF?=\n\t=?utf-8?q?prDvBxW9eJkwfmv22?=", "X-MS-Exchange-AntiSpam-MessageData-1": "T6fXwJ/GiwORRA==", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n ad5ec844-f511-4b73-e640-08de8e39e53f", "X-MS-Exchange-CrossTenant-AuthSource": "SJ2PR12MB9161.namprd12.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Internal", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Mar 2026 08:54:04.5422\n (UTC)", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED", "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n QapB3wcYCLRXeKMTVrGF6w81m7uzNFWt+zFBfW3poFVLPIi4tI0g8FFc9TvV7mzp7ILBRyrEWYeCHKknVU51lA==", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM6PR12MB4281" }, "content": "On Tegra264, each PWM instance has two registers (per channel, of which\nthere is one). Update the pwm_readl/pwm_writel helper functions to\ntake channel (as struct pwm_device *) and offset separately.\n\nReviewed-by: Thierry Reding <treding@nvidia.com>\nSigned-off-by: Mikko Perttunen <mperttunen@nvidia.com>\n---\n drivers/pwm/pwm-tegra.c | 26 +++++++++++++++-----------\n 1 file changed, 15 insertions(+), 11 deletions(-)", "diff": "diff --git a/drivers/pwm/pwm-tegra.c b/drivers/pwm/pwm-tegra.c\nindex 759b98b97b6e..cf54f75d92a5 100644\n--- a/drivers/pwm/pwm-tegra.c\n+++ b/drivers/pwm/pwm-tegra.c\n@@ -57,6 +57,8 @@\n #define PWM_SCALE_WIDTH\t13\n #define PWM_SCALE_SHIFT\t0\n \n+#define PWM_CSR_0\t0\n+\n struct tegra_pwm_soc {\n \tunsigned int num_channels;\n };\n@@ -78,14 +80,18 @@ static inline struct tegra_pwm_chip *to_tegra_pwm_chip(struct pwm_chip *chip)\n \treturn pwmchip_get_drvdata(chip);\n }\n \n-static inline u32 pwm_readl(struct tegra_pwm_chip *pc, unsigned int offset)\n+static inline u32 pwm_readl(struct pwm_device *dev, unsigned int offset)\n {\n-\treturn readl(pc->regs + (offset << 4));\n+\tstruct tegra_pwm_chip *chip = to_tegra_pwm_chip(dev->chip);\n+\n+\treturn readl(chip->regs + (dev->hwpwm * 16) + offset);\n }\n \n-static inline void pwm_writel(struct tegra_pwm_chip *pc, unsigned int offset, u32 value)\n+static inline void pwm_writel(struct pwm_device *dev, unsigned int offset, u32 value)\n {\n-\twritel(value, pc->regs + (offset << 4));\n+\tstruct tegra_pwm_chip *chip = to_tegra_pwm_chip(dev->chip);\n+\n+\twritel(value, chip->regs + (dev->hwpwm * 16) + offset);\n }\n \n static int tegra_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\n@@ -194,7 +200,7 @@ static int tegra_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\n \t} else\n \t\tval |= PWM_ENABLE;\n \n-\tpwm_writel(pc, pwm->hwpwm, val);\n+\tpwm_writel(pwm, PWM_CSR_0, val);\n \n \t/*\n \t * If the PWM is not enabled, turn the clock off again to save power.\n@@ -207,7 +213,6 @@ static int tegra_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\n \n static int tegra_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\n {\n-\tstruct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);\n \tint rc = 0;\n \tu32 val;\n \n@@ -215,21 +220,20 @@ static int tegra_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\n \tif (rc)\n \t\treturn rc;\n \n-\tval = pwm_readl(pc, pwm->hwpwm);\n+\tval = pwm_readl(pwm, PWM_CSR_0);\n \tval |= PWM_ENABLE;\n-\tpwm_writel(pc, pwm->hwpwm, val);\n+\tpwm_writel(pwm, PWM_CSR_0, val);\n \n \treturn 0;\n }\n \n static void tegra_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\n {\n-\tstruct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);\n \tu32 val;\n \n-\tval = pwm_readl(pc, pwm->hwpwm);\n+\tval = pwm_readl(pwm, PWM_CSR_0);\n \tval &= ~PWM_ENABLE;\n-\tpwm_writel(pc, pwm->hwpwm, val);\n+\tpwm_writel(pwm, PWM_CSR_0, val);\n \n \tpm_runtime_put_sync(pwmchip_parent(chip));\n }\n", "prefixes": [ "v3", "3/7" ] }