Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217587/?format=api
{ "id": 2217587, "url": "http://patchwork.ozlabs.org/api/patches/2217587/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330083429.359819-5-l.scorcia@gmail.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330083429.359819-5-l.scorcia@gmail.com>", "list_archive_url": null, "date": "2026-03-30T08:29:38", "name": "[v4,4/9] dt-bindings: pinctrl: mediatek,mt65xx: Add MT6392 pinctrl", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "272e7a783e846a3f0866e495b9d61e52f3a23d96", "submitter": { "id": 92693, "url": "http://patchwork.ozlabs.org/api/people/92693/?format=api", "name": "Luca Leonardo Scorcia", "email": "l.scorcia@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330083429.359819-5-l.scorcia@gmail.com/mbox/", "series": [ { "id": 497975, "url": "http://patchwork.ozlabs.org/api/series/497975/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497975", "date": "2026-03-30T08:29:34", "name": "Add support for mt6392 PMIC", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497975/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217587/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217587/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34395-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=BbIEsTDZ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34395-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"BbIEsTDZ\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.49", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fklCY5vxSz1xrn\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 19:43:53 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 5571B30A27B9\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 08:35:40 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id B9F523AE6F3;\n\tMon, 30 Mar 2026 08:35:35 +0000 (UTC)", "from mail-wm1-f49.google.com (mail-wm1-f49.google.com\n [209.85.128.49])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 115BD3AD519\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 08:35:33 +0000 (UTC)", "by mail-wm1-f49.google.com with SMTP id\n 5b1f17b1804b1-48334ee0aeaso35432045e9.1\n for <linux-gpio@vger.kernel.org>;\n Mon, 30 Mar 2026 01:35:33 -0700 (PDT)", "from luca-vm.lan ([154.61.61.58])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48722c6b495sm508329995e9.2.2026.03.30.01.35.31\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 30 Mar 2026 01:35:31 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774859735; cv=none;\n b=UI0kW3UrGRzcSLdeEyPK8mufETX5GI4znQtH7UAUA95JlyhTWsJM8LYUyGHbcB7qxiP9AZ9xh6b0xSgTW7zQsVKzIhcxljBW7JVVUpiM7PEgd3scRASFEPYChn1U8JUtsOHJFYNd8KGn1i9xDoBrsvrAAO3JL7LbpFcNLDPcrcU=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774859735; c=relaxed/simple;\n\tbh=ONzx1TVLssQ2quIYxWPdg1+c0cg1jkFrd/S0xZj62AU=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=lZu8SwdtrRLlxD4lofjz3xqMfY4SvajLFbGpvCI64PW1+P44dK+oz4TUhx73L8y3kXFMl76LRc2zV4oqt6n7zgF2yfs0WFCR+7XpGsXW1LK/JF7y8DDggT56yZwYmGNKzOTzUJImLyYRWFgAnAv1BgzsZ+xvdtu6SgI/3pLm47g=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=BbIEsTDZ; arc=none smtp.client-ip=209.85.128.49", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1774859732; x=1775464532;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=;\n b=BbIEsTDZAtVb73SWB6Nkqu4a0ZA+v3kvpheaZRxCTN4Po9yd814MppkCEN+rfO6zDf\n ezrUMYG2tyDzeL2GfFE+nepIoDWy9OyKxFYOAeP5q+GBkyirc3SYhaNQl9/fneZ3wpgU\n Q5mYSlG6oP+ijVVmRHvGNIk0oBplpKeUbvfUSrXr5aiwmTT2Ma+82d0DL4tWuI2w23u0\n s87CDDTNBrL5A/j9WlSguwj4oavylv8SVhM09/6Fde1OLqiRt2rAYkYwHfvXNJr6YKp1\n wmThaHLOjqUIlZaMVCoNab2HxJ5wc93nDls5B6aLU2FrW6f8DmzPuqB+mN1KG7k1kW1B\n Zp8g==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774859732; x=1775464532;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=;\n b=WAW+A5pul4GUrshbh0EhFM/DbBNvaWb6iQTsKpcUMNnPNnq/iciFdy9yDY9NttSCPK\n pIezN4a3UULSCKE7Qey5n8TB3Ohj6s5S/DE+Si+czt01SVTGpncHRH78xlYgTwuy6x1L\n SsWpvZH6O1p0F0yunFJskzOXUdzyfaaehjGGBa7KGlG/fo9TKubUronLEkMxvRBCuTyx\n 1CKLwAVIiEv72ce2cyZLWO6Ccl/Wrln+p9fyH+1MUqYpE0MPC26QIN2q2QHFb/6SR1xs\n twZ0PSjFk2X5tomaF804erbTjFbMIdKF3eSS+A2ccC6TlJN4OXjTNwPCZeRbSDqW3hC6\n fxyA==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCUgcjZkxVKieucnU6eUIqKgcrTwHbzpKrgrcylOq8s9S7KZOYQyQT+Z9ak9dsoy4dB+/Nmz16L6Q/GI@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yxrw3nSBujeghLh0kOFjm2pZq/PT68ibvnylsF7IybqnGE+ojIy\n\tY0khWQSVc3snaTz6JRw6gFz/Z+HAtxTaAZe8yMkUFtmhINz+knECnM6K", "X-Gm-Gg": "ATEYQzwBoVe2rGVasJrjzEhe7htynEZ0GvQVR2uHmWzVOUTcc9ZppnGfNsfyICjwfzo\n\tDySzzgEa3E796QIunb1xybbsouQXXdfYTr6Ur8xTvf1gLP9Ej7+tj+/L9TVyqQpFXVAh5lHwbyD\n\trZmoV/BuVURdJbKte8KwR8lu7MangZgOxjheXXp68BokMwhZv3sTCoCCBEn/Ebo/9r4Sp7P7Dbr\n\tWjw/L2l52x/bwfM5FGPkKjIB8gHKCrja2i8A86xpcO30Fe3XQf4/HfdNqjWXOMEhl+Xm8pZ+cFJ\n\tGVLsvQQnoCwO4lJo0vR0H1haIrcYhfPT3fp1aqnCgdnAMzDXxBTUYnWPL3ejXo73ryiUpBQh2L1\n\tdRM9+3WZwYsW4xE/i0Y6g8KG/hcPCIdEXj7auSbRL0x+SelWd9omF7sco8vb9nugBzHpvCaO7Wr\n\tJnlINEFlAGvBQxbPwf/kM=", "X-Received": "by 2002:a05:600c:4744:b0:485:2a4b:7bc3 with SMTP id\n 5b1f17b1804b1-48727d5d6femr189659945e9.4.1774859732245;\n Mon, 30 Mar 2026 01:35:32 -0700 (PDT)", "From": "Luca Leonardo Scorcia <l.scorcia@gmail.com>", "To": "linux-mediatek@lists.infradead.org", "Cc": "Luca Leonardo Scorcia <l.scorcia@gmail.com>,\n\tAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>,\n\tDmitry Torokhov <dmitry.torokhov@gmail.com>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tSen Chu <sen.chu@mediatek.com>,\n\tSean Wang <sean.wang@mediatek.com>,\n\tMacpaul Lin <macpaul.lin@mediatek.com>,\n\tLee Jones <lee@kernel.org>,\n\tMatthias Brugger <matthias.bgg@gmail.com>,\n\tLinus Walleij <linusw@kernel.org>,\n\tLiam Girdwood <lgirdwood@gmail.com>,\n\tMark Brown <broonie@kernel.org>,\n\tVal Packett <val@packett.cool>,\n\tLouis-Alexis Eyraud <louisalexis.eyraud@collabora.com>,\n\tJulien Massot <julien.massot@collabora.com>,\n\tGary Bisson <bisson.gary@gmail.com>,\n\tFabien Parent <parent.f@gmail.com>,\n\tChen Zhong <chen.zhong@mediatek.com>,\n\tlinux-input@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-pm@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-gpio@vger.kernel.org", "Subject": "[PATCH v4 4/9] dt-bindings: pinctrl: mediatek,mt65xx: Add MT6392\n pinctrl", "Date": "Mon, 30 Mar 2026 09:29:38 +0100", "Message-ID": "<20260330083429.359819-5-l.scorcia@gmail.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260330083429.359819-1-l.scorcia@gmail.com>", "References": "<20260330083429.359819-1-l.scorcia@gmail.com>", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "Add a compatible for the pinctrl device of the MT6392 PMIC, a variant of\nthe already supported MT6397.\n\nSigned-off-by: Luca Leonardo Scorcia <l.scorcia@gmail.com>\nReviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>\n---\n .../pinctrl/mediatek,mt65xx-pinctrl.yaml | 1 +\n .../pinctrl/mediatek,mt6392-pinfunc.h | 39 +++++++++++++++++++\n 2 files changed, 40 insertions(+)\n create mode 100644 include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h", "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\nindex aa71398cf522..1468c6f87cfa 100644\n--- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\n+++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml\n@@ -17,6 +17,7 @@ properties:\n enum:\n - mediatek,mt2701-pinctrl\n - mediatek,mt2712-pinctrl\n+ - mediatek,mt6392-pinctrl\n - mediatek,mt6397-pinctrl\n - mediatek,mt7623-pinctrl\n - mediatek,mt8127-pinctrl\ndiff --git a/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h b/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h\nnew file mode 100644\nindex 000000000000..c65278c8103d\n--- /dev/null\n+++ b/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h\n@@ -0,0 +1,39 @@\n+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */\n+#ifndef __DTS_MT6392_PINFUNC_H\n+#define __DTS_MT6392_PINFUNC_H\n+\n+#include <dt-bindings/pinctrl/mt65xx.h>\n+\n+#define MT6392_PIN_0_INT__FUNC_GPIO0 (MTK_PIN_NO(0) | 0)\n+#define MT6392_PIN_0_INT__FUNC_INT (MTK_PIN_NO(0) | 1)\n+#define MT6392_PIN_0_INT__FUNC_TEST_CK2 (MTK_PIN_NO(0) | 5)\n+#define MT6392_PIN_0_INT__FUNC_TEST_IN1 (MTK_PIN_NO(0) | 6)\n+#define MT6392_PIN_0_INT__FUNC_TEST_OUT1 (MTK_PIN_NO(0) | 7)\n+\n+#define MT6392_PIN_1_SRCLKEN__FUNC_GPIO1 (MTK_PIN_NO(1) | 0)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_SRCLKEN (MTK_PIN_NO(1) | 1)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_CK0 (MTK_PIN_NO(1) | 5)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_IN2 (MTK_PIN_NO(1) | 6)\n+#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_OUT2 (MTK_PIN_NO(1) | 7)\n+\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_GPIO2 (MTK_PIN_NO(2) | 0)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_RTC_32K1V8 (MTK_PIN_NO(2) | 1)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_CK1 (MTK_PIN_NO(2) | 5)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_IN3 (MTK_PIN_NO(2) | 6)\n+#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_OUT3 (MTK_PIN_NO(2) | 7)\n+\n+#define MT6392_PIN_3_SPI_CLK__FUNC_GPIO3 (MTK_PIN_NO(3) | 0)\n+#define MT6392_PIN_3_SPI_CLK__FUNC_SPI_CLK (MTK_PIN_NO(3) | 1)\n+\n+#define MT6392_PIN_4_SPI_CSN__FUNC_GPIO4 (MTK_PIN_NO(4) | 0)\n+#define MT6392_PIN_4_SPI_CSN__FUNC_SPI_CSN (MTK_PIN_NO(4) | 1)\n+\n+#define MT6392_PIN_5_SPI_MOSI__FUNC_GPIO5 (MTK_PIN_NO(5) | 0)\n+#define MT6392_PIN_5_SPI_MOSI__FUNC_SPI_MOSI (MTK_PIN_NO(5) | 1)\n+\n+#define MT6392_PIN_6_SPI_MISO__FUNC_GPIO6 (MTK_PIN_NO(6) | 0)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_SPI_MISO (MTK_PIN_NO(6) | 1)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_IN4 (MTK_PIN_NO(6) | 6)\n+#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_OUT4 (MTK_PIN_NO(6) | 7)\n+\n+#endif /* __DTS_MT6392_PINFUNC_H */\n", "prefixes": [ "v4", "4/9" ] }