get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2217585/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2217585,
    "url": "http://patchwork.ozlabs.org/api/patches/2217585/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330083429.359819-9-l.scorcia@gmail.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260330083429.359819-9-l.scorcia@gmail.com>",
    "list_archive_url": null,
    "date": "2026-03-30T08:29:42",
    "name": "[v4,8/9] pinctrl: mediatek: mt6397: Add MediaTek MT6392",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "2f36218b4a767b1e11f85c31704720daead77f10",
    "submitter": {
        "id": 92693,
        "url": "http://patchwork.ozlabs.org/api/people/92693/?format=api",
        "name": "Luca Leonardo Scorcia",
        "email": "l.scorcia@gmail.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330083429.359819-9-l.scorcia@gmail.com/mbox/",
    "series": [
        {
            "id": 497975,
            "url": "http://patchwork.ozlabs.org/api/series/497975/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497975",
            "date": "2026-03-30T08:29:34",
            "name": "Add support for mt6392 PMIC",
            "version": 4,
            "mbox": "http://patchwork.ozlabs.org/series/497975/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2217585/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2217585/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-34400-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=J4SzSiYK;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.232.135.74; helo=sto.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34400-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"J4SzSiYK\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.221.42",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"
        ],
        "Received": [
            "from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkl440PHKz1yG8\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 19:37:24 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 1773E300B9EE\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 08:37:09 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 396903B27C9;\n\tMon, 30 Mar 2026 08:36:25 +0000 (UTC)",
            "from mail-wr1-f42.google.com (mail-wr1-f42.google.com\n [209.85.221.42])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 4ECA43B27F4\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 08:36:23 +0000 (UTC)",
            "by mail-wr1-f42.google.com with SMTP id\n ffacd0b85a97d-43cf73bbfbdso731699f8f.1\n        for <linux-gpio@vger.kernel.org>;\n Mon, 30 Mar 2026 01:36:23 -0700 (PDT)",
            "from luca-vm.lan ([154.61.61.58])\n        by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48722c6b495sm508329995e9.2.2026.03.30.01.36.20\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Mon, 30 Mar 2026 01:36:21 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774859785; cv=none;\n b=Vq1zeXF+Y4GkCFc3IhUNZotxzrQPW9x5Q23XxYJsgKGh31BQ3fo0Ae79nMOOYSDxX5XE426ZD54KntE39DtNED1GQ89iC5jYijr7KbM6j+SdxcrNyCokCCaNndbofWM8reuL7o8HqVID05I6CofeoDgH4agBax9Uu07U0TUCjLE=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774859785; c=relaxed/simple;\n\tbh=qTaF7TRiZkTD1hP7KOH8ckvyLCF0n7wFHby0gHb6G+s=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=L5Seakkhcr5Dv/Hk94bpinrhyD5HKwnsisHGwR/otyRqbZDde/3xnIC9zahsmU5oW79Vy9UDDhR+hYZBhrGoDK9X0Z7+u/bsVpcu3jfzZv6I6XBsx+AFLq4PaL1KSp077Wk0KA4pz+Qt/FlJpcSuCER8ffmGQKu9bwZC39Y9QkM=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=J4SzSiYK; arc=none smtp.client-ip=209.85.221.42",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20251104; t=1774859782; x=1775464582;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=;\n        b=J4SzSiYK5kI2aibt4kdXyUfvlKYalYT/v3/KZ5l6P6kEg06z6Rc0mq4zff9OuaJnJs\n         J5ifDQV8LY6nc1NyZV6S1zc+YC7bp4WhrkXVC8f94RMEYhmIQVR/aAv2IWAkID7E632r\n         fsDSpm2By/PYY0NcYpcH313CSQnrd33q8RSJ+h//OTTRhDzuLAqsNF1wLfjbbFvNGgIc\n         4ywKbuGIh98BVhsVWsQvPSC4tGzjrTS+Nopb6SAiBk1WZLIdgbT0h9VaZiUpNUaHRY0u\n         P2wstD08J5E4E8ozelcavhWCjrs6YWJ4CH6zaeqBoETFhTBxDAWAXjLSejOsZ+hd/Rfz\n         phaw==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1774859782; x=1775464582;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n         :to:cc:subject:date:message-id:reply-to;\n        bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=;\n        b=ka6PnfKu2W4odey2X0eCwv+xrjCX4yEyneNpO/9j3GekcaWkUw0tbiFw6S2pogH+Pb\n         QCiGIYSkOCs40XzCPZTgUCFRuT1+pstgpoxTnr+rOnKipTkQgWA6dGQcEC1pvcAoXjg0\n         TwRJJnpxhtWoGJQB++5ZRcfFc9nzm9dewiqbrsigSukzpOR9a/Bt7mIbAtdGEqFR8EXa\n         tlT2SOEPmmQxGZFrKu33/lY7ONVM+9WdwWunW6HbzNCvt0dWyLm9XipGiNjJiUqyh625\n         WtqiPB6YOvJZGV0nYLXEboKDjgsafQj1ICawua1Ih/G8FgyAF6mh1X0ysawouhv/d+hW\n         eciQ==",
        "X-Forwarded-Encrypted": "i=1;\n AJvYcCVcuqnPqKhI1AcHFw5NQX+BEYFZ/o7G9DxNWgJsNl+bLjbav/y8K2UMqdI9K4q210EhkeFlk9qDPaWN@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0YxQrCwv024eab1uH69hkdl1wPHbJwmDgFHSQ6JERqtdbkoi3Jp6\n\tH6vBxIuYlcvl1UVPmFHHnp83VXqymyH6SY2678NOCUJWjqgdEfZauR4w",
        "X-Gm-Gg": "ATEYQzxlnKZjva/XNOfl93N93ZD75hu34TmvHl2o0hmqxT0jqZFkAKG/3Hz5HjqEcHw\n\ttVWN4e8GVFr9pcpkjd1+dTjc3joAKGBDY3aH+DDwgGPHo77mC3Fcl6zSy7SMf3Fevso0wDUoo8g\n\tbED86zH0/eN8yICpctUz4KexwL82Ss2qdWj8GsENLn35gtIIX8pxG4RntySCyIhx5UFIT9G5k83\n\tKlylPlcAIeFLCxsv6XOLeAdPr06OP+F19tU5p0eZf6HjSoiWTQl6LYFagppgAkXkcrzpQgqlLXV\n\tzQ3TV6S/xr3LY/FEx3QRi3uflh+FmJHJm+eAvSLyemu9XncW697BzaJIfPg1iGmx8iFdwkazhiy\n\t20Rh9lljeu1of9+D+mrjIEYWH9i8qkkugqqBDHlTVBkvo6IxSf9Zi3KUamqilzFfiL75lcPZvps\n\tv7DgPY9K3Iq6CMUE8fVxc=",
        "X-Received": "by 2002:a05:600c:c081:b0:487:e2d:f649 with SMTP id\n 5b1f17b1804b1-48728082001mr141204555e9.26.1774859781497;\n        Mon, 30 Mar 2026 01:36:21 -0700 (PDT)",
        "From": "Luca Leonardo Scorcia <l.scorcia@gmail.com>",
        "To": "linux-mediatek@lists.infradead.org",
        "Cc": "Luca Leonardo Scorcia <l.scorcia@gmail.com>,\n\tAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>,\n\tDmitry Torokhov <dmitry.torokhov@gmail.com>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tSen Chu <sen.chu@mediatek.com>,\n\tSean Wang <sean.wang@mediatek.com>,\n\tMacpaul Lin <macpaul.lin@mediatek.com>,\n\tLee Jones <lee@kernel.org>,\n\tMatthias Brugger <matthias.bgg@gmail.com>,\n\tLinus Walleij <linusw@kernel.org>,\n\tLiam Girdwood <lgirdwood@gmail.com>,\n\tMark Brown <broonie@kernel.org>,\n\tLouis-Alexis Eyraud <louisalexis.eyraud@collabora.com>,\n\tVal Packett <val@packett.cool>,\n\tJulien Massot <julien.massot@collabora.com>,\n\tGary Bisson <bisson.gary@gmail.com>,\n\tFabien Parent <parent.f@gmail.com>,\n\tChen Zhong <chen.zhong@mediatek.com>,\n\tlinux-input@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-pm@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-gpio@vger.kernel.org",
        "Subject": "[PATCH v4 8/9] pinctrl: mediatek: mt6397: Add MediaTek MT6392",
        "Date": "Mon, 30 Mar 2026 09:29:42 +0100",
        "Message-ID": "<20260330083429.359819-9-l.scorcia@gmail.com>",
        "X-Mailer": "git-send-email 2.43.0",
        "In-Reply-To": "<20260330083429.359819-1-l.scorcia@gmail.com>",
        "References": "<20260330083429.359819-1-l.scorcia@gmail.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit"
    },
    "content": "Add support for the MT6392 pinctrl device, which is very similar to\nMT6397 with a handful of different property values and its own pins\ndefinition.\n\nUpdate the MT6397 driver to retrieve device data from the match table and\nuse it for driver init.\n\nSigned-off-by: Luca Leonardo Scorcia <l.scorcia@gmail.com>\nReviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>\n---\n drivers/pinctrl/mediatek/pinctrl-mt6397.c     | 37 ++++++++++-\n drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h | 64 +++++++++++++++++++\n 2 files changed, 99 insertions(+), 2 deletions(-)\n create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h",
    "diff": "diff --git a/drivers/pinctrl/mediatek/pinctrl-mt6397.c b/drivers/pinctrl/mediatek/pinctrl-mt6397.c\nindex 03d0f65d7bcc..8ba02e70595c 100644\n--- a/drivers/pinctrl/mediatek/pinctrl-mt6397.c\n+++ b/drivers/pinctrl/mediatek/pinctrl-mt6397.c\n@@ -12,10 +12,32 @@\n #include <linux/mfd/mt6397/core.h>\n \n #include \"pinctrl-mtk-common.h\"\n+#include \"pinctrl-mtk-mt6392.h\"\n #include \"pinctrl-mtk-mt6397.h\"\n \n #define MT6397_PIN_REG_BASE  0xc000\n \n+static const struct mtk_pinctrl_devdata mt6392_pinctrl_data = {\n+\t.pins = mtk_pins_mt6392,\n+\t.npins = ARRAY_SIZE(mtk_pins_mt6392),\n+\t.dir_offset = (MT6397_PIN_REG_BASE + 0x000),\n+\t.ies_offset = MTK_PINCTRL_NOT_SUPPORT,\n+\t.smt_offset = MTK_PINCTRL_NOT_SUPPORT,\n+\t.pullen_offset = (MT6397_PIN_REG_BASE + 0x020),\n+\t.pullsel_offset = (MT6397_PIN_REG_BASE + 0x040),\n+\t.dout_offset = (MT6397_PIN_REG_BASE + 0x080),\n+\t.din_offset = (MT6397_PIN_REG_BASE + 0x0a0),\n+\t.pinmux_offset = (MT6397_PIN_REG_BASE + 0x0c0),\n+\t.type1_start = 7,\n+\t.type1_end = 7,\n+\t.port_shf = 3,\n+\t.port_mask = 0x3,\n+\t.port_align = 2,\n+\t.mode_mask = 0xf,\n+\t.mode_per_reg = 5,\n+\t.mode_shf = 4,\n+};\n+\n static const struct mtk_pinctrl_devdata mt6397_pinctrl_data = {\n \t.pins = mtk_pins_mt6397,\n \t.npins = ARRAY_SIZE(mtk_pins_mt6397),\n@@ -40,13 +62,24 @@ static const struct mtk_pinctrl_devdata mt6397_pinctrl_data = {\n static int mt6397_pinctrl_probe(struct platform_device *pdev)\n {\n \tstruct mt6397_chip *mt6397;\n+\tconst struct mtk_pinctrl_devdata *data;\n+\n+\tdata = device_get_match_data(&pdev->dev);\n+\tif (!data)\n+\t\treturn -ENOENT;\n \n \tmt6397 = dev_get_drvdata(pdev->dev.parent);\n-\treturn mtk_pctrl_init(pdev, &mt6397_pinctrl_data, mt6397->regmap);\n+\treturn mtk_pctrl_init(pdev, data, mt6397->regmap);\n }\n \n static const struct of_device_id mt6397_pctrl_match[] = {\n-\t{ .compatible = \"mediatek,mt6397-pinctrl\", },\n+\t{\n+\t\t.compatible = \"mediatek,mt6392-pinctrl\",\n+\t\t.data = &mt6392_pinctrl_data\n+\t}, {\n+\t\t.compatible = \"mediatek,mt6397-pinctrl\",\n+\t\t.data = &mt6397_pinctrl_data\n+\t},\n \t{ }\n };\n \ndiff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h\nnew file mode 100644\nindex 000000000000..e7241af28fdb\n--- /dev/null\n+++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h\n@@ -0,0 +1,64 @@\n+/* SPDX-License-Identifier: GPL-2.0 */\n+#ifndef __PINCTRL_MTK_MT6392_H\n+#define __PINCTRL_MTK_MT6392_H\n+\n+#include <linux/pinctrl/pinctrl.h>\n+#include \"pinctrl-mtk-common.h\"\n+\n+static const struct mtk_desc_pin mtk_pins_mt6392[] = {\n+\tMTK_PIN(PINCTRL_PIN(0, \"INT\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO0\"),\n+\t\tMTK_FUNCTION(1, \"INT\"),\n+\t\tMTK_FUNCTION(5, \"TEST_CK2\"),\n+\t\tMTK_FUNCTION(6, \"TEST_IN1\"),\n+\t\tMTK_FUNCTION(7, \"TEST_OUT1\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(1, \"SRCLKEN\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO1\"),\n+\t\tMTK_FUNCTION(1, \"SRCLKEN\"),\n+\t\tMTK_FUNCTION(5, \"TEST_CK0\"),\n+\t\tMTK_FUNCTION(6, \"TEST_IN2\"),\n+\t\tMTK_FUNCTION(7, \"TEST_OUT2\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(2, \"RTC_32K1V8\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO2\"),\n+\t\tMTK_FUNCTION(1, \"RTC_32K1V8\"),\n+\t\tMTK_FUNCTION(5, \"TEST_CK1\"),\n+\t\tMTK_FUNCTION(6, \"TEST_IN3\"),\n+\t\tMTK_FUNCTION(7, \"TEST_OUT3\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(3, \"SPI_CLK\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO3\"),\n+\t\tMTK_FUNCTION(1, \"SPI_CLK\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(4, \"SPI_CSN\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO4\"),\n+\t\tMTK_FUNCTION(1, \"SPI_CSN\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(5, \"SPI_MOSI\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO5\"),\n+\t\tMTK_FUNCTION(1, \"SPI_MOSI\")\n+\t),\n+\tMTK_PIN(PINCTRL_PIN(6, \"SPI_MISO\"),\n+\t\tNULL, \"mt6392\",\n+\t\tMTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT),\n+\t\tMTK_FUNCTION(0, \"GPIO6\"),\n+\t\tMTK_FUNCTION(1, \"SPI_MISO\"),\n+\t\tMTK_FUNCTION(6, \"TEST_IN4\"),\n+\t\tMTK_FUNCTION(7, \"TEST_OUT4\")\n+\t),\n+};\n+\n+#endif /* __PINCTRL_MTK_MT6392_H */\n",
    "prefixes": [
        "v4",
        "8/9"
    ]
}