Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217532/?format=api
{ "id": 2217532, "url": "http://patchwork.ozlabs.org/api/patches/2217532/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330-ipq5210_tlmm-v4-2-b7c40c5429e5@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330-ipq5210_tlmm-v4-2-b7c40c5429e5@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-03-30T04:51:05", "name": "[v4,2/2] pinctrl: qcom: Introduce IPQ5210 TLMM driver", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "fefe8a4bad7f347fcfce6b497b63b24877e2e2d6", "submitter": { "id": 90386, "url": "http://patchwork.ozlabs.org/api/people/90386/?format=api", "name": "Kathiravan Thirumoorthy", "email": "kathiravan.thirumoorthy@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330-ipq5210_tlmm-v4-2-b7c40c5429e5@oss.qualcomm.com/mbox/", "series": [ { "id": 497951, "url": "http://patchwork.ozlabs.org/api/series/497951/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497951", "date": "2026-03-30T04:51:03", "name": "Introduce TLMM driver for Qualcomm IPQ5210 SoC", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497951/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217532/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217532/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34378-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=Ym0+nyTD;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=NY9fOadR;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34378-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"Ym0+nyTD\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"NY9fOadR\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkf4m1htqz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 15:52:40 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 83BDD30330B4\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 04:51:22 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 5C43837DEA6;\n\tMon, 30 Mar 2026 04:51:22 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 31F6B372EC0\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:20 +0000 (UTC)", "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62U4cs0i4086214\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:19 GMT", "from mail-pg1-f198.google.com (mail-pg1-f198.google.com\n [209.85.215.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d67714e1t-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:19 +0000 (GMT)", "by mail-pg1-f198.google.com with SMTP id\n 41be03b00d2f7-c709551ec08so8163060a12.3\n for <linux-gpio@vger.kernel.org>;\n Sun, 29 Mar 2026 21:51:19 -0700 (PDT)", "from hu-kathirav-blr.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])\n by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82ca843e1desm6776896b3a.4.2026.03.29.21.51.14\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 29 Mar 2026 21:51:17 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774846282; cv=none;\n b=f1q5OdnFv3vE92l9fkqd0MD5qHh6WxagQu8MARitnLOp+AUeCzSLSxTjWBI3f2XxFWhrhKK/Odh+ocwky+mYDNiSzt0T03cWSjlmMPEKHa54vNJug2eYVeDDdLW9V+JxOpATcspYQ2kUWoK9OCVFX3oZTmnEri33afrJYXcJj6w=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774846282; c=relaxed/simple;\n\tbh=/ZuyWUo4Tm+afpWsbO7CV65oxi7twawnw8JLnUt3gPk=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=kJSyzxfPDvMC1Xm6jzButCHBAuZzdMIxETU3bvkZh+cMBIDsTvRW8KCyw8b7tDnHnZJvCE0pBckvXSV6/cIgwP3WQlyPgFzdG8Kc1Slqyc/vEY0/2FXtW9Dq4AvY6tmIpJifWbBAX3oYsuZfLFrzQuNK+MNqH4mYnc6YHaEAf0c=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=Ym0+nyTD;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=NY9fOadR; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tUrB0BsuwhQY+vNON0ywix2FtxWSnqu2VcowtH1gI5Sc=; b=Ym0+nyTDEvo8Abe/\n\tSPGDOeGUBuhOroXCoIJF4pMQs1X62GdMALF42p+XhdotcaqaIA1+zTAhLVHY+qCi\n\tCn6m0migcFbW6gfz7Jac8iOtUg/qgKaLEYgM604aE/D23XaAONrNSeyDMze9M14F\n\tIEUfvO7sc3pGgjM43hf/WmkWPhk+INcHkNJ+jLRlmyrMo8NFmmQrpJ8W0QkcJXS7\n\tE47d9AMuq9slbwef05f555iBNs3NrDHW9WCA1Mcmk5LdGpYblPFBPJoeDqGP/0iT\n\tnjWcCQMlCNUo3yK3YNegW5Ds4D1rY9xPTyk6sx8njGuV4c4mllTsBuVShsO2zhYs\n\tSqd+dg==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1774846279; x=1775451079;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=UrB0BsuwhQY+vNON0ywix2FtxWSnqu2VcowtH1gI5Sc=;\n b=NY9fOadR6rhFS+hCuOcbOd6h41qtS5pkzi50JKoN5xCvuCqeqCKttRfaoLvyohq2x6\n aULtFXoETyoi+IjmyQaTa2onaNH+FuPTsE3yDTwBL3pj+/cb32DUbxYlmxRlMtwrQS5G\n 9RMNKri/1eus1QUhexxskHYpDRpFIN0FnjOU3heY4+7J2VCdLSTBPvjf4Cf8utalXw3u\n loNA15rRpcq11EPZ/lbtXHTb07ho2R5s+0C+/ioYBSxZ37XKCjE69x3EvDe8QTKEhHrf\n Uj39O1gedNbGkZf45cBhSqTgcZkaJQEnyp+XzmnWev8N/z+eUeOVWDyJM1pUjmSt6Xue\n K+zw==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774846279; x=1775451079;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=UrB0BsuwhQY+vNON0ywix2FtxWSnqu2VcowtH1gI5Sc=;\n b=nY9TDvQ7BQ80DgC9UYjHK8onZH/ZNR5YMLIDAOm1zCw6tC+bP6SUFkxNistigOaRk5\n 8OMlkxlBe2nVeCeEJ1Xg8qtYXgW3dy8WvOHidqShNzjdx+UgpCecAq3vEb2yNwuCRjDi\n Wyv7fSpzm+8sGuO5O/boSh0TD0WSjfzlR09hV4nK6NNHvcXVio7An02hSauFT3feCyD/\n 51bLQnMBUg32VE8yet+lPVR7Pipu4OCTO8m32YrOfs8w2u6w5h+Gzl3bxgJqEmBcZkev\n RXRRY6UAYs7YHk6pOWjM1O9VRzPNmxo9LWXsTLAuYSUGS3Kqh9NEjFewOK2DIpHy4oL7\n jW0Q==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCXfkYw2iZsg3VFAnno6IKLX0UWwYVGM2KWE75+sFwuOCKZLMyppgqZMU7IdGHvg8XCDLfW3nG3vrpFK@vger.kernel.org", "X-Gm-Message-State": "AOJu0Ywlcyj2tkzsedCyWgXRF4qi3FnlDlujKsElz7q+pZa+G6P1cYwc\n\tZVwGhJ8xEHqpiSLXzVe4QpTP5W8NPaOdxfw89FztxRQytJkljgJZwZ6x6G7ykeLrgnnc4Pz6VoH\n\tZkd5AMifMGvr293HIWTAVy2VdWVnJUBqQhnmDIx7MJ3z7N6hykrDmV8NDaUNLzmtM", "X-Gm-Gg": "ATEYQzyM2R17GjcXzzAtvpfvC5K5Av43DxvByc/y2Tr3ueVpQGOUuEdU+XWMZl1Z/Z2\n\tX0c2h1XfScQRLTI/S5YnXky4WmP+oSIeYey2KnJR1wBiFvwKW5tsoF9YKRHnRq95lwFpmhY66n8\n\tzrusWYefwDbP3bkZ12/yZH0zE4hGhk5OJZgQ+YBaSasrxbsUe2TIlwevWSG2tnmf1pJGdXzWI5f\n\tIYYMoVYzLqIghPPx3lfzSX+4+6tSYwn55hoOMmzS8Mn82ysxYSTA0lIwm8k0Dsa/VzjkX0neV6i\n\te/ixsTVMJr4lknoRSLdAD47gJhAQOIIFJ1DY2T1JrJzULJQF2JAubwYyo89u0Pb47ymNJNYFuIC\n\t1d6KMZASHAKMcA08G3WvXjKsTqqZDm7n5vFTXZpLzdXY0Gvqz+xdpDJMKjeDXsODqv2LvhVfCFc\n\tF2R1gkioS9l0AynTShFdTNri0W90RiI3zDa5hTbxV+2MYNFYr8+0/Cb2WZ", "X-Received": [ "by 2002:a05:6a00:408d:b0:81a:b183:44fc with SMTP id\n d2e1a72fcca58-82c95c1782amr10493490b3a.23.1774846278309;\n Sun, 29 Mar 2026 21:51:18 -0700 (PDT)", "by 2002:a05:6a00:408d:b0:81a:b183:44fc with SMTP id\n d2e1a72fcca58-82c95c1782amr10493458b3a.23.1774846277712;\n Sun, 29 Mar 2026 21:51:17 -0700 (PDT)" ], "From": "Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>", "Date": "Mon, 30 Mar 2026 10:21:05 +0530", "Subject": "[PATCH v4 2/2] pinctrl: qcom: Introduce IPQ5210 TLMM driver", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260330-ipq5210_tlmm-v4-2-b7c40c5429e5@oss.qualcomm.com>", "References": "<20260330-ipq5210_tlmm-v4-0-b7c40c5429e5@oss.qualcomm.com>", "In-Reply-To": "<20260330-ipq5210_tlmm-v4-0-b7c40c5429e5@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>", "X-Mailer": "b4 0.15.0", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1774846266; l=28635;\n i=kathiravan.thirumoorthy@oss.qualcomm.com; s=20230906;\n h=from:subject:message-id; bh=/ZuyWUo4Tm+afpWsbO7CV65oxi7twawnw8JLnUt3gPk=;\n b=Co65Z0Qf9wsnPT5S7PgjrRL8n0TwwdAn9kTR+4aJuJ4rE5vILItoqd/STLeeB/H0oOV9Hz2N6\n pZOauOW15AiDJ644ZRo5al85xzj8+z5765K1901raam4EdgpaLKSNCV", "X-Developer-Key": "i=kathiravan.thirumoorthy@oss.qualcomm.com; a=ed25519;\n pk=xWsR7pL6ch+vdZ9MoFGEaP61JUaRf0XaZYWztbQsIiM=", "X-Proofpoint-GUID": "meMlIg_Wz68gTjb0eSgSEbk0pwVEizlO", "X-Authority-Analysis": "v=2.4 cv=efYwvrEH c=1 sm=1 tr=0 ts=69ca0147 cx=c_pps\n a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22\n a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=XU1uPzGwJ20oZLMEIFIA:9 a=QEXdDO2ut3YA:10\n a=O8hF6Hzn-FEA:10 a=x9snwWr2DeNwDh03kgHS:22", "X-Proofpoint-ORIG-GUID": "meMlIg_Wz68gTjb0eSgSEbk0pwVEizlO", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzMwMDAzNSBTYWx0ZWRfX2MO9azo6nCWD\n /pgp+ugIufD/oG1fUtftRIUcIylEWGvcJZRYu4LrX/zrnBasO1yibgXoiuXDlUA+Hns1udlOxkD\n PClK2QyjtTkbXS/x+fda3R16gMaFgeId3oqMd5R4cWxm2Vd36noK0sCyMJKvwpDt5nwDqyKyqWS\n U6/b2VPl7jlsiyZiZepKM0CPT4Iwy+dZ5bNvlp0qJeBwLkryGcSBQq0HKbpNGji85Sn+JMj7rK6\n ZXce2oU2WQWrVGPEs6XdCWvy3NIspSRs0LQfdYeCMoPYeE9CJLEYPQn5sTs4TbndHwysuIG9lSS\n RwJyUflgECsfhf0d+q9TbxcKv4JjR5Kvtmw7n/Dw6XRLG6wOUG4IGoXBRAtbtN2Flk726USkpoP\n rVkuEn0aUONi8irF51ZrwGBBfqKWBahi5Ed6wJTxuY5PsIlzUBXjEQBgS4Bv4CLnK95k4aB6KrE\n GkfMm4jpTfcu16E+5rQ==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-29_05,2026-03-28_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n bulkscore=0 malwarescore=0 adultscore=0 clxscore=1015 spamscore=0\n priorityscore=1501 impostorscore=0 lowpriorityscore=0 phishscore=0\n suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001\n definitions=main-2603300035" }, "content": "Qualcomm's IPQ5210 SoC comes with a TLMM block, like all other platforms,\nso add a driver for it.\n\nReviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>\nReviewed-by: Bjorn Andersson <andersson@kernel.org>\nSigned-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/Kconfig.msm | 8 +\n drivers/pinctrl/qcom/Makefile | 1 +\n drivers/pinctrl/qcom/pinctrl-ipq5210.c | 898 +++++++++++++++++++++++++++++++++\n 3 files changed, 907 insertions(+)", "diff": "diff --git a/drivers/pinctrl/qcom/Kconfig.msm b/drivers/pinctrl/qcom/Kconfig.msm\nindex 6df6159fa5f8..17416dce8e70 100644\n--- a/drivers/pinctrl/qcom/Kconfig.msm\n+++ b/drivers/pinctrl/qcom/Kconfig.msm\n@@ -58,6 +58,14 @@ config PINCTRL_IPQ8064\n \t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n \t Qualcomm TLMM block found in the Qualcomm IPQ8064 platform.\n \n+config PINCTRL_IPQ5210\n+\ttristate \"Qualcomm Technologies Inc IPQ5210 pin controller driver\"\n+\tdepends on ARM64 || COMPILE_TEST\n+\thelp\n+\t This is the pinctrl, pinmux, pinconf and gpiolib driver for the\n+\t Qualcomm Technologies Inc TLMM block found on the Qualcomm\n+\t Technologies Inc IPQ5210 platform.\n+\n config PINCTRL_IPQ5332\n \ttristate \"Qualcomm Technologies Inc IPQ5332 pin controller driver\"\n \tdepends on ARM64 || COMPILE_TEST\ndiff --git a/drivers/pinctrl/qcom/Makefile b/drivers/pinctrl/qcom/Makefile\nindex a8fd12f90d6e..84ff95ff246a 100644\n--- a/drivers/pinctrl/qcom/Makefile\n+++ b/drivers/pinctrl/qcom/Makefile\n@@ -8,6 +8,7 @@ obj-$(CONFIG_PINCTRL_GLYMUR)\t+= pinctrl-glymur.o\n obj-$(CONFIG_PINCTRL_IPQ4019)\t+= pinctrl-ipq4019.o\n obj-$(CONFIG_PINCTRL_IPQ5018)\t+= pinctrl-ipq5018.o\n obj-$(CONFIG_PINCTRL_IPQ8064)\t+= pinctrl-ipq8064.o\n+obj-$(CONFIG_PINCTRL_IPQ5210)\t+= pinctrl-ipq5210.o\n obj-$(CONFIG_PINCTRL_IPQ5332)\t+= pinctrl-ipq5332.o\n obj-$(CONFIG_PINCTRL_IPQ5424)\t+= pinctrl-ipq5424.o\n obj-$(CONFIG_PINCTRL_IPQ8074)\t+= pinctrl-ipq8074.o\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq5210.c b/drivers/pinctrl/qcom/pinctrl-ipq5210.c\nnew file mode 100644\nindex 000000000000..b3cafbb9cb93\n--- /dev/null\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq5210.c\n@@ -0,0 +1,898 @@\n+// SPDX-License-Identifier: GPL-2.0-only\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ */\n+\n+#include <linux/module.h>\n+#include <linux/of.h>\n+#include <linux/platform_device.h>\n+\n+#include \"pinctrl-msm.h\"\n+\n+#define REG_SIZE 0x1000\n+#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t \\\n+\t{ \\\n+\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \\\n+\t\t\t\t\tgpio##id##_pins, \\\n+\t\t\t\t\tARRAY_SIZE(gpio##id##_pins)), \\\n+\t\t.ctl_reg = REG_SIZE * id, \\\n+\t\t.io_reg = 0x4 + REG_SIZE * id, \\\n+\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id, \\\n+\t\t.intr_status_reg = 0xc + REG_SIZE * id, \\\n+\t\t.intr_target_reg = 0x8 + REG_SIZE * id, \\\n+\t\t.mux_bit = 2, \\\n+\t\t.pull_bit = 0, \\\n+\t\t.drv_bit = 6, \\\n+\t\t.oe_bit = 9, \\\n+\t\t.in_bit = 0, \\\n+\t\t.out_bit = 1, \\\n+\t\t.intr_enable_bit = 0, \\\n+\t\t.intr_status_bit = 0, \\\n+\t\t.intr_target_bit = 5, \\\n+\t\t.intr_target_kpss_val = 3, \\\n+\t\t.intr_raw_status_bit = 4, \\\n+\t\t.intr_polarity_bit = 1, \\\n+\t\t.intr_detection_bit = 2, \\\n+\t\t.intr_detection_width = 2, \\\n+\t\t.funcs = (int[]){ \\\n+\t\t\tmsm_mux_gpio, /* gpio mode */ \\\n+\t\t\tmsm_mux_##f1, \\\n+\t\t\tmsm_mux_##f2, \\\n+\t\t\tmsm_mux_##f3, \\\n+\t\t\tmsm_mux_##f4, \\\n+\t\t\tmsm_mux_##f5, \\\n+\t\t\tmsm_mux_##f6, \\\n+\t\t\tmsm_mux_##f7, \\\n+\t\t\tmsm_mux_##f8, \\\n+\t\t\tmsm_mux_##f9, \\\n+\t\t}, \\\n+\t\t.nfuncs = 10, \\\n+\t}\n+\n+static const struct pinctrl_pin_desc ipq5210_pins[] = {\n+\tPINCTRL_PIN(0, \"GPIO_0\"),\n+\tPINCTRL_PIN(1, \"GPIO_1\"),\n+\tPINCTRL_PIN(2, \"GPIO_2\"),\n+\tPINCTRL_PIN(3, \"GPIO_3\"),\n+\tPINCTRL_PIN(4, \"GPIO_4\"),\n+\tPINCTRL_PIN(5, \"GPIO_5\"),\n+\tPINCTRL_PIN(6, \"GPIO_6\"),\n+\tPINCTRL_PIN(7, \"GPIO_7\"),\n+\tPINCTRL_PIN(8, \"GPIO_8\"),\n+\tPINCTRL_PIN(9, \"GPIO_9\"),\n+\tPINCTRL_PIN(10, \"GPIO_10\"),\n+\tPINCTRL_PIN(11, \"GPIO_11\"),\n+\tPINCTRL_PIN(12, \"GPIO_12\"),\n+\tPINCTRL_PIN(13, \"GPIO_13\"),\n+\tPINCTRL_PIN(14, \"GPIO_14\"),\n+\tPINCTRL_PIN(15, \"GPIO_15\"),\n+\tPINCTRL_PIN(16, \"GPIO_16\"),\n+\tPINCTRL_PIN(17, \"GPIO_17\"),\n+\tPINCTRL_PIN(18, \"GPIO_18\"),\n+\tPINCTRL_PIN(19, \"GPIO_19\"),\n+\tPINCTRL_PIN(20, \"GPIO_20\"),\n+\tPINCTRL_PIN(21, \"GPIO_21\"),\n+\tPINCTRL_PIN(22, \"GPIO_22\"),\n+\tPINCTRL_PIN(23, \"GPIO_23\"),\n+\tPINCTRL_PIN(24, \"GPIO_24\"),\n+\tPINCTRL_PIN(25, \"GPIO_25\"),\n+\tPINCTRL_PIN(26, \"GPIO_26\"),\n+\tPINCTRL_PIN(27, \"GPIO_27\"),\n+\tPINCTRL_PIN(28, \"GPIO_28\"),\n+\tPINCTRL_PIN(29, \"GPIO_29\"),\n+\tPINCTRL_PIN(30, \"GPIO_30\"),\n+\tPINCTRL_PIN(31, \"GPIO_31\"),\n+\tPINCTRL_PIN(32, \"GPIO_32\"),\n+\tPINCTRL_PIN(33, \"GPIO_33\"),\n+\tPINCTRL_PIN(34, \"GPIO_34\"),\n+\tPINCTRL_PIN(35, \"GPIO_35\"),\n+\tPINCTRL_PIN(36, \"GPIO_36\"),\n+\tPINCTRL_PIN(37, \"GPIO_37\"),\n+\tPINCTRL_PIN(38, \"GPIO_38\"),\n+\tPINCTRL_PIN(39, \"GPIO_39\"),\n+\tPINCTRL_PIN(40, \"GPIO_40\"),\n+\tPINCTRL_PIN(41, \"GPIO_41\"),\n+\tPINCTRL_PIN(42, \"GPIO_42\"),\n+\tPINCTRL_PIN(43, \"GPIO_43\"),\n+\tPINCTRL_PIN(44, \"GPIO_44\"),\n+\tPINCTRL_PIN(45, \"GPIO_45\"),\n+\tPINCTRL_PIN(46, \"GPIO_46\"),\n+\tPINCTRL_PIN(47, \"GPIO_47\"),\n+\tPINCTRL_PIN(48, \"GPIO_48\"),\n+\tPINCTRL_PIN(49, \"GPIO_49\"),\n+\tPINCTRL_PIN(50, \"GPIO_50\"),\n+\tPINCTRL_PIN(51, \"GPIO_51\"),\n+\tPINCTRL_PIN(52, \"GPIO_52\"),\n+\tPINCTRL_PIN(53, \"GPIO_53\"),\n+};\n+\n+#define DECLARE_MSM_GPIO_PINS(pin) \\\n+\tstatic const unsigned int gpio##pin##_pins[] = { pin }\n+DECLARE_MSM_GPIO_PINS(0);\n+DECLARE_MSM_GPIO_PINS(1);\n+DECLARE_MSM_GPIO_PINS(2);\n+DECLARE_MSM_GPIO_PINS(3);\n+DECLARE_MSM_GPIO_PINS(4);\n+DECLARE_MSM_GPIO_PINS(5);\n+DECLARE_MSM_GPIO_PINS(6);\n+DECLARE_MSM_GPIO_PINS(7);\n+DECLARE_MSM_GPIO_PINS(8);\n+DECLARE_MSM_GPIO_PINS(9);\n+DECLARE_MSM_GPIO_PINS(10);\n+DECLARE_MSM_GPIO_PINS(11);\n+DECLARE_MSM_GPIO_PINS(12);\n+DECLARE_MSM_GPIO_PINS(13);\n+DECLARE_MSM_GPIO_PINS(14);\n+DECLARE_MSM_GPIO_PINS(15);\n+DECLARE_MSM_GPIO_PINS(16);\n+DECLARE_MSM_GPIO_PINS(17);\n+DECLARE_MSM_GPIO_PINS(18);\n+DECLARE_MSM_GPIO_PINS(19);\n+DECLARE_MSM_GPIO_PINS(20);\n+DECLARE_MSM_GPIO_PINS(21);\n+DECLARE_MSM_GPIO_PINS(22);\n+DECLARE_MSM_GPIO_PINS(23);\n+DECLARE_MSM_GPIO_PINS(24);\n+DECLARE_MSM_GPIO_PINS(25);\n+DECLARE_MSM_GPIO_PINS(26);\n+DECLARE_MSM_GPIO_PINS(27);\n+DECLARE_MSM_GPIO_PINS(28);\n+DECLARE_MSM_GPIO_PINS(29);\n+DECLARE_MSM_GPIO_PINS(30);\n+DECLARE_MSM_GPIO_PINS(31);\n+DECLARE_MSM_GPIO_PINS(32);\n+DECLARE_MSM_GPIO_PINS(33);\n+DECLARE_MSM_GPIO_PINS(34);\n+DECLARE_MSM_GPIO_PINS(35);\n+DECLARE_MSM_GPIO_PINS(36);\n+DECLARE_MSM_GPIO_PINS(37);\n+DECLARE_MSM_GPIO_PINS(38);\n+DECLARE_MSM_GPIO_PINS(39);\n+DECLARE_MSM_GPIO_PINS(40);\n+DECLARE_MSM_GPIO_PINS(41);\n+DECLARE_MSM_GPIO_PINS(42);\n+DECLARE_MSM_GPIO_PINS(43);\n+DECLARE_MSM_GPIO_PINS(44);\n+DECLARE_MSM_GPIO_PINS(45);\n+DECLARE_MSM_GPIO_PINS(46);\n+DECLARE_MSM_GPIO_PINS(47);\n+DECLARE_MSM_GPIO_PINS(48);\n+DECLARE_MSM_GPIO_PINS(49);\n+DECLARE_MSM_GPIO_PINS(50);\n+DECLARE_MSM_GPIO_PINS(51);\n+DECLARE_MSM_GPIO_PINS(52);\n+DECLARE_MSM_GPIO_PINS(53);\n+\n+enum ipq5210_functions {\n+\tmsm_mux_atest_char_start,\n+\tmsm_mux_atest_char_status0,\n+\tmsm_mux_atest_char_status1,\n+\tmsm_mux_atest_char_status2,\n+\tmsm_mux_atest_char_status3,\n+\tmsm_mux_atest_tic_en,\n+\tmsm_mux_audio_pri,\n+\tmsm_mux_audio_pri_mclk_out0,\n+\tmsm_mux_audio_pri_mclk_in0,\n+\tmsm_mux_audio_pri_mclk_out1,\n+\tmsm_mux_audio_pri_mclk_in1,\n+\tmsm_mux_audio_pri_mclk_out2,\n+\tmsm_mux_audio_pri_mclk_in2,\n+\tmsm_mux_audio_pri_mclk_out3,\n+\tmsm_mux_audio_pri_mclk_in3,\n+\tmsm_mux_audio_sec,\n+\tmsm_mux_audio_sec_mclk_out0,\n+\tmsm_mux_audio_sec_mclk_in0,\n+\tmsm_mux_audio_sec_mclk_out1,\n+\tmsm_mux_audio_sec_mclk_in1,\n+\tmsm_mux_audio_sec_mclk_out2,\n+\tmsm_mux_audio_sec_mclk_in2,\n+\tmsm_mux_audio_sec_mclk_out3,\n+\tmsm_mux_audio_sec_mclk_in3,\n+\tmsm_mux_core_voltage_0,\n+\tmsm_mux_cri_trng0,\n+\tmsm_mux_cri_trng1,\n+\tmsm_mux_cri_trng2,\n+\tmsm_mux_cri_trng3,\n+\tmsm_mux_dbg_out_clk,\n+\tmsm_mux_dg_out,\n+\tmsm_mux_gcc_plltest_bypassnl,\n+\tmsm_mux_gcc_plltest_resetn,\n+\tmsm_mux_gcc_tlmm,\n+\tmsm_mux_gpio,\n+\tmsm_mux_led0,\n+\tmsm_mux_led1,\n+\tmsm_mux_led2,\n+\tmsm_mux_mdc_mst,\n+\tmsm_mux_mdc_slv0,\n+\tmsm_mux_mdc_slv1,\n+\tmsm_mux_mdc_slv2,\n+\tmsm_mux_mdio_mst,\n+\tmsm_mux_mdio_slv0,\n+\tmsm_mux_mdio_slv1,\n+\tmsm_mux_mdio_slv2,\n+\tmsm_mux_mux_tod_out,\n+\tmsm_mux_pcie0_clk_req_n,\n+\tmsm_mux_pcie0_wake,\n+\tmsm_mux_pcie1_clk_req_n,\n+\tmsm_mux_pcie1_wake,\n+\tmsm_mux_pll_test,\n+\tmsm_mux_pon_active_led,\n+\tmsm_mux_pon_mux_sel,\n+\tmsm_mux_pon_rx,\n+\tmsm_mux_pon_rx_los,\n+\tmsm_mux_pon_tx,\n+\tmsm_mux_pon_tx_burst,\n+\tmsm_mux_pon_tx_dis,\n+\tmsm_mux_pon_tx_fault,\n+\tmsm_mux_pon_tx_sd,\n+\tmsm_mux_gpn_rx_los,\n+\tmsm_mux_gpn_tx_burst,\n+\tmsm_mux_gpn_tx_dis,\n+\tmsm_mux_gpn_tx_fault,\n+\tmsm_mux_gpn_tx_sd,\n+\tmsm_mux_pps,\n+\tmsm_mux_pwm0,\n+\tmsm_mux_pwm1,\n+\tmsm_mux_pwm2,\n+\tmsm_mux_pwm3,\n+\tmsm_mux_qdss_cti_trig_in_a0,\n+\tmsm_mux_qdss_cti_trig_in_a1,\n+\tmsm_mux_qdss_cti_trig_in_b0,\n+\tmsm_mux_qdss_cti_trig_in_b1,\n+\tmsm_mux_qdss_cti_trig_out_a0,\n+\tmsm_mux_qdss_cti_trig_out_a1,\n+\tmsm_mux_qdss_cti_trig_out_b0,\n+\tmsm_mux_qdss_cti_trig_out_b1,\n+\tmsm_mux_qdss_traceclk_a,\n+\tmsm_mux_qdss_tracectl_a,\n+\tmsm_mux_qdss_tracedata_a,\n+\tmsm_mux_qrng_rosc0,\n+\tmsm_mux_qrng_rosc1,\n+\tmsm_mux_qrng_rosc2,\n+\tmsm_mux_qspi_data,\n+\tmsm_mux_qspi_clk,\n+\tmsm_mux_qspi_cs_n,\n+\tmsm_mux_qup_se0,\n+\tmsm_mux_qup_se1,\n+\tmsm_mux_qup_se2,\n+\tmsm_mux_qup_se3,\n+\tmsm_mux_qup_se4,\n+\tmsm_mux_qup_se5,\n+\tmsm_mux_qup_se5_l1,\n+\tmsm_mux_resout,\n+\tmsm_mux_rx_los0,\n+\tmsm_mux_rx_los1,\n+\tmsm_mux_rx_los2,\n+\tmsm_mux_sdc_clk,\n+\tmsm_mux_sdc_cmd,\n+\tmsm_mux_sdc_data,\n+\tmsm_mux_tsens_max,\n+\tmsm_mux__,\n+};\n+\n+static const char *const gpio_groups[] = {\n+\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\t\"gpio4\", \"gpio5\", \"gpio6\",\n+\t\"gpio7\", \"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n+\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\",\n+\t\"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n+\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n+\t\"gpio35\", \"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\",\n+\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\",\n+\t\"gpio49\", \"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\",\n+};\n+\n+static const char *const atest_char_start_groups[] = {\n+\t\"gpio46\",\n+};\n+\n+static const char *const atest_char_status0_groups[] = {\n+\t\"gpio34\",\n+};\n+\n+static const char *const atest_char_status1_groups[] = {\n+\t\"gpio35\",\n+};\n+\n+static const char *const atest_char_status2_groups[] = {\n+\t\"gpio36\",\n+};\n+\n+static const char *const atest_char_status3_groups[] = {\n+\t\"gpio37\",\n+};\n+\n+static const char *const atest_tic_en_groups[] = {\n+\t\"gpio42\",\n+};\n+\n+static const char *const audio_pri_groups[] = {\n+\t\"gpio34\", \"gpio35\", \"gpio36\", \"gpio37\",\n+};\n+\n+static const char *const audio_pri_mclk_out0_groups[] = {\n+\t\"gpio12\",\n+};\n+\n+static const char *const audio_pri_mclk_in0_groups[] = {\n+\t\"gpio12\",\n+};\n+\n+static const char *const audio_pri_mclk_out1_groups[] = {\n+\t\"gpio19\",\n+};\n+\n+static const char *const audio_pri_mclk_in1_groups[] = {\n+\t\"gpio19\",\n+};\n+\n+static const char *const audio_pri_mclk_out2_groups[] = {\n+\t\"gpio8\",\n+};\n+\n+static const char *const audio_pri_mclk_in2_groups[] = {\n+\t\"gpio8\",\n+};\n+\n+static const char *const audio_pri_mclk_out3_groups[] = {\n+\t\"gpio13\",\n+};\n+\n+static const char *const audio_pri_mclk_in3_groups[] = {\n+\t\"gpio13\",\n+};\n+\n+static const char *const audio_sec_mclk_out0_groups[] = {\n+\t\"gpio17\",\n+};\n+\n+static const char *const audio_sec_mclk_in0_groups[] = {\n+\t\"gpio17\",\n+};\n+\n+static const char *const audio_sec_mclk_out1_groups[] = {\n+\t\"gpio16\",\n+};\n+\n+static const char *const audio_sec_mclk_in1_groups[] = {\n+\t\"gpio16\",\n+};\n+\n+static const char *const audio_sec_mclk_out2_groups[] = {\n+\t\"gpio49\",\n+};\n+\n+static const char *const audio_sec_mclk_in2_groups[] = {\n+\t\"gpio49\",\n+};\n+\n+static const char *const audio_sec_mclk_out3_groups[] = {\n+\t\"gpio50\",\n+};\n+\n+static const char *const audio_sec_mclk_in3_groups[] = {\n+\t\"gpio50\",\n+};\n+\n+static const char *const audio_sec_groups[] = {\n+\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n+};\n+\n+static const char *const core_voltage_0_groups[] = {\n+\t\"gpio22\",\n+};\n+\n+static const char *const cri_trng0_groups[] = {\n+\t\"gpio6\",\n+};\n+\n+static const char *const cri_trng1_groups[] = {\n+\t\"gpio7\",\n+};\n+\n+static const char *const cri_trng2_groups[] = {\n+\t\"gpio8\",\n+};\n+\n+static const char *const cri_trng3_groups[] = {\n+\t\"gpio9\",\n+};\n+\n+static const char *const dbg_out_clk_groups[] = {\n+\t\"gpio23\",\n+};\n+\n+static const char *const dg_out_groups[] = {\n+\t\"gpio46\",\n+};\n+\n+static const char *const gcc_plltest_bypassnl_groups[] = {\n+\t\"gpio38\",\n+};\n+\n+static const char *const gcc_plltest_resetn_groups[] = {\n+\t\"gpio40\",\n+};\n+\n+static const char *const gcc_tlmm_groups[] = {\n+\t\"gpio39\",\n+};\n+\n+static const char *const led0_groups[] = {\n+\t\"gpio6\", \"gpio23\", \"gpio39\",\n+};\n+\n+static const char *const led1_groups[] = {\n+\t\"gpio7\", \"gpio27\", \"gpio39\",\n+};\n+\n+static const char *const led2_groups[] = {\n+\t\"gpio9\", \"gpio26\", \"gpio38\",\n+};\n+\n+static const char *const mdc_mst_groups[] = {\n+\t\"gpio26\",\n+};\n+\n+static const char *const mdc_slv0_groups[] = {\n+\t\"gpio31\",\n+};\n+\n+static const char *const mdc_slv1_groups[] = {\n+\t\"gpio20\",\n+};\n+\n+static const char *const mdc_slv2_groups[] = {\n+\t\"gpio47\",\n+};\n+\n+static const char *const mdio_mst_groups[] = {\n+\t\"gpio27\",\n+};\n+\n+static const char *const mdio_slv0_groups[] = {\n+\t\"gpio33\",\n+};\n+\n+static const char *const mdio_slv1_groups[] = {\n+\t\"gpio21\",\n+};\n+\n+static const char *const mdio_slv2_groups[] = {\n+\t\"gpio49\",\n+};\n+\n+static const char *const mux_tod_out_groups[] = {\n+\t\"gpio19\",\n+};\n+\n+static const char *const pcie0_clk_req_n_groups[] = {\n+\t\"gpio31\",\n+};\n+\n+static const char *const pcie0_wake_groups[] = {\n+\t\"gpio33\",\n+};\n+\n+static const char *const pcie1_clk_req_n_groups[] = {\n+\t\"gpio28\",\n+};\n+\n+static const char *const pcie1_wake_groups[] = {\n+\t\"gpio30\",\n+};\n+\n+static const char *const pll_test_groups[] = {\n+\t\"gpio18\",\n+};\n+\n+static const char *const pon_active_led_groups[] = {\n+\t\"gpio11\",\n+};\n+\n+static const char *const pon_mux_sel_groups[] = {\n+\t\"gpio45\",\n+};\n+\n+static const char *const pon_rx_groups[] = {\n+\t\"gpio48\",\n+};\n+\n+static const char *const pon_rx_los_groups[] = {\n+\t\"gpio10\",\n+};\n+\n+static const char *const pon_tx_groups[] = {\n+\t\"gpio15\",\n+};\n+\n+static const char *const pon_tx_burst_groups[] = {\n+\t\"gpio14\",\n+};\n+\n+static const char *const pon_tx_dis_groups[] = {\n+\t\"gpio12\",\n+};\n+\n+static const char *const pon_tx_fault_groups[] = {\n+\t\"gpio17\",\n+};\n+\n+static const char *const pon_tx_sd_groups[] = {\n+\t\"gpio16\",\n+};\n+\n+static const char *const gpn_rx_los_groups[] = {\n+\t\"gpio47\",\n+};\n+\n+static const char *const gpn_tx_burst_groups[] = {\n+\t\"gpio51\",\n+};\n+\n+static const char *const gpn_tx_dis_groups[] = {\n+\t\"gpio13\",\n+};\n+\n+static const char *const gpn_tx_fault_groups[] = {\n+\t\"gpio49\",\n+};\n+\n+static const char *const gpn_tx_sd_groups[] = {\n+\t\"gpio50\",\n+};\n+\n+static const char *const pps_groups[] = {\n+\t\"gpio18\",\n+};\n+\n+static const char *const pwm0_groups[] = {\n+\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n+};\n+\n+static const char *const pwm1_groups[] = {\n+\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\",\n+};\n+\n+static const char *const pwm2_groups[] = {\n+\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n+};\n+\n+static const char *const pwm3_groups[] = {\n+\t\"gpio22\",\n+};\n+\n+static const char *const qdss_cti_trig_in_a0_groups[] = {\n+\t\"gpio30\",\n+};\n+\n+static const char *const qdss_cti_trig_in_a1_groups[] = {\n+\t\"gpio33\",\n+};\n+\n+static const char *const qdss_cti_trig_in_b0_groups[] = {\n+\t\"gpio34\",\n+};\n+\n+static const char *const qdss_cti_trig_in_b1_groups[] = {\n+\t\"gpio37\",\n+};\n+\n+static const char *const qdss_cti_trig_out_a0_groups[] = {\n+\t\"gpio28\",\n+};\n+\n+static const char *const qdss_cti_trig_out_a1_groups[] = {\n+\t\"gpio31\",\n+};\n+\n+static const char *const qdss_cti_trig_out_b0_groups[] = {\n+\t\"gpio16\",\n+};\n+\n+static const char *const qdss_cti_trig_out_b1_groups[] = {\n+\t\"gpio35\",\n+};\n+\n+static const char *const qdss_traceclk_a_groups[] = {\n+\t\"gpio23\",\n+};\n+\n+static const char *const qdss_tracectl_a_groups[] = {\n+\t\"gpio26\",\n+};\n+\n+static const char *const qdss_tracedata_a_groups[] = {\n+\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\",\t\"gpio10\", \"gpio11\",\n+\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\", \"gpio20\", \"gpio21\",\n+\t\"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\",\n+};\n+\n+static const char *const qrng_rosc0_groups[] = {\n+\t\"gpio12\",\n+};\n+\n+static const char *const qrng_rosc1_groups[] = {\n+\t\"gpio13\",\n+};\n+\n+static const char *const qrng_rosc2_groups[] = {\n+\t\"gpio14\",\n+};\n+\n+static const char *const qspi_data_groups[] = {\n+\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n+};\n+\n+static const char *const qspi_clk_groups[] = {\n+\t\"gpio5\",\n+};\n+\n+static const char *const qspi_cs_n_groups[] = {\n+\t\"gpio4\",\n+};\n+\n+static const char *const qup_se0_groups[] = {\n+\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\", \"gpio14\", \"gpio15\",\n+};\n+\n+static const char *const qup_se1_groups[] = {\n+\t\"gpio28\", \"gpio30\", \"gpio38\", \"gpio39\",\n+};\n+\n+static const char *const qup_se2_groups[] = {\n+\t\"gpio12\", \"gpio13\", \"gpio20\", \"gpio21\", \"gpio52\", \"gpio53\",\n+};\n+\n+static const char *const qup_se3_groups[] = {\n+\t\"gpio10\", \"gpio11\", \"gpio22\", \"gpio23\",\n+};\n+\n+static const char *const qup_se4_groups[] = {\n+\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\", \"gpio52\", \"gpio53\",\n+};\n+\n+static const char *const qup_se5_groups[] = {\n+\t\"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\", \"gpio52\",\n+};\n+\n+static const char *const qup_se5_l1_groups[] = {\n+\t\"gpio52\", \"gpio53\",\n+};\n+\n+static const char *const resout_groups[] = {\n+\t\"gpio44\",\n+};\n+\n+static const char *const rx_los0_groups[] = {\n+\t\"gpio37\", \"gpio42\",\n+};\n+\n+static const char *const rx_los1_groups[] = {\n+\t\"gpio36\", \"gpio41\",\n+};\n+\n+static const char *const rx_los2_groups[] = {\n+\t\"gpio35\", \"gpio40\",\n+};\n+\n+static const char *const sdc_clk_groups[] = {\n+\t\"gpio5\",\n+};\n+\n+static const char *const sdc_cmd_groups[] = {\n+\t\"gpio4\",\n+};\n+\n+static const char *const sdc_data_groups[] = {\n+\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n+};\n+\n+static const char *const tsens_max_groups[] = {\n+\t\"gpio20\",\n+};\n+\n+static const struct pinfunction ipq5210_functions[] = {\n+\tMSM_PIN_FUNCTION(atest_char_start),\n+\tMSM_PIN_FUNCTION(atest_char_status0),\n+\tMSM_PIN_FUNCTION(atest_char_status1),\n+\tMSM_PIN_FUNCTION(atest_char_status2),\n+\tMSM_PIN_FUNCTION(atest_char_status3),\n+\tMSM_PIN_FUNCTION(atest_tic_en),\n+\tMSM_PIN_FUNCTION(audio_pri),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_out0),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_in0),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_out1),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_in1),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_out2),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_in2),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_out3),\n+\tMSM_PIN_FUNCTION(audio_pri_mclk_in3),\n+\tMSM_PIN_FUNCTION(audio_sec),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_out0),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_in0),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_out1),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_in1),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_out2),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_in2),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_out3),\n+\tMSM_PIN_FUNCTION(audio_sec_mclk_in3),\n+\tMSM_PIN_FUNCTION(core_voltage_0),\n+\tMSM_PIN_FUNCTION(cri_trng0),\n+\tMSM_PIN_FUNCTION(cri_trng1),\n+\tMSM_PIN_FUNCTION(cri_trng2),\n+\tMSM_PIN_FUNCTION(cri_trng3),\n+\tMSM_PIN_FUNCTION(dbg_out_clk),\n+\tMSM_PIN_FUNCTION(dg_out),\n+\tMSM_PIN_FUNCTION(gcc_plltest_bypassnl),\n+\tMSM_PIN_FUNCTION(gcc_plltest_resetn),\n+\tMSM_PIN_FUNCTION(gcc_tlmm),\n+\tMSM_GPIO_PIN_FUNCTION(gpio),\n+\tMSM_PIN_FUNCTION(led0),\n+\tMSM_PIN_FUNCTION(led1),\n+\tMSM_PIN_FUNCTION(led2),\n+\tMSM_PIN_FUNCTION(mdc_mst),\n+\tMSM_PIN_FUNCTION(mdc_slv0),\n+\tMSM_PIN_FUNCTION(mdc_slv1),\n+\tMSM_PIN_FUNCTION(mdc_slv2),\n+\tMSM_PIN_FUNCTION(mdio_mst),\n+\tMSM_PIN_FUNCTION(mdio_slv0),\n+\tMSM_PIN_FUNCTION(mdio_slv1),\n+\tMSM_PIN_FUNCTION(mdio_slv2),\n+\tMSM_PIN_FUNCTION(mux_tod_out),\n+\tMSM_PIN_FUNCTION(pcie0_clk_req_n),\n+\tMSM_PIN_FUNCTION(pcie0_wake),\n+\tMSM_PIN_FUNCTION(pcie1_clk_req_n),\n+\tMSM_PIN_FUNCTION(pcie1_wake),\n+\tMSM_PIN_FUNCTION(pll_test),\n+\tMSM_PIN_FUNCTION(pon_active_led),\n+\tMSM_PIN_FUNCTION(pon_mux_sel),\n+\tMSM_PIN_FUNCTION(pon_rx),\n+\tMSM_PIN_FUNCTION(pon_rx_los),\n+\tMSM_PIN_FUNCTION(pon_tx),\n+\tMSM_PIN_FUNCTION(pon_tx_burst),\n+\tMSM_PIN_FUNCTION(pon_tx_dis),\n+\tMSM_PIN_FUNCTION(pon_tx_fault),\n+\tMSM_PIN_FUNCTION(pon_tx_sd),\n+\tMSM_PIN_FUNCTION(gpn_rx_los),\n+\tMSM_PIN_FUNCTION(gpn_tx_burst),\n+\tMSM_PIN_FUNCTION(gpn_tx_dis),\n+\tMSM_PIN_FUNCTION(gpn_tx_fault),\n+\tMSM_PIN_FUNCTION(gpn_tx_sd),\n+\tMSM_PIN_FUNCTION(pps),\n+\tMSM_PIN_FUNCTION(pwm0),\n+\tMSM_PIN_FUNCTION(pwm1),\n+\tMSM_PIN_FUNCTION(pwm2),\n+\tMSM_PIN_FUNCTION(pwm3),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n+\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n+\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n+\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n+\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n+\tMSM_PIN_FUNCTION(qrng_rosc0),\n+\tMSM_PIN_FUNCTION(qrng_rosc1),\n+\tMSM_PIN_FUNCTION(qrng_rosc2),\n+\tMSM_PIN_FUNCTION(qspi_data),\n+\tMSM_PIN_FUNCTION(qspi_clk),\n+\tMSM_PIN_FUNCTION(qspi_cs_n),\n+\tMSM_PIN_FUNCTION(qup_se0),\n+\tMSM_PIN_FUNCTION(qup_se1),\n+\tMSM_PIN_FUNCTION(qup_se2),\n+\tMSM_PIN_FUNCTION(qup_se3),\n+\tMSM_PIN_FUNCTION(qup_se4),\n+\tMSM_PIN_FUNCTION(qup_se5),\n+\tMSM_PIN_FUNCTION(qup_se5_l1),\n+\tMSM_PIN_FUNCTION(resout),\n+\tMSM_PIN_FUNCTION(rx_los0),\n+\tMSM_PIN_FUNCTION(rx_los1),\n+\tMSM_PIN_FUNCTION(rx_los2),\n+\tMSM_PIN_FUNCTION(sdc_clk),\n+\tMSM_PIN_FUNCTION(sdc_cmd),\n+\tMSM_PIN_FUNCTION(sdc_data),\n+\tMSM_PIN_FUNCTION(tsens_max),\n+};\n+\n+static const struct msm_pingroup ipq5210_groups[] = {\n+\t[0] = PINGROUP(0, sdc_data, qspi_data, pwm2, _, _, _, _, _, _),\n+\t[1] = PINGROUP(1, sdc_data, qspi_data, pwm2, _, _, _, _, _, _),\n+\t[2] = PINGROUP(2, sdc_data, qspi_data, pwm2, _, _, _, _, _, _),\n+\t[3] = PINGROUP(3, sdc_data, qspi_data, pwm2, _, _, _, _, _, _),\n+\t[4] = PINGROUP(4, sdc_cmd, qspi_cs_n, _, _, _, _, _, _, _),\n+\t[5] = PINGROUP(5, sdc_clk, qspi_clk, _, _, _, _, _, _, _),\n+\t[6] = PINGROUP(6, qup_se0, led0, pwm1, _, cri_trng0, qdss_tracedata_a, _, _, _),\n+\t[7] = PINGROUP(7, qup_se0, led1, pwm1, _, cri_trng1, qdss_tracedata_a, _, _, _),\n+\t[8] = PINGROUP(8, qup_se0, pwm1, audio_pri_mclk_out2, audio_pri_mclk_in2, _, cri_trng2, qdss_tracedata_a, _, _),\n+\t[9] = PINGROUP(9, qup_se0, led2, pwm1, _, cri_trng3, qdss_tracedata_a, _, _, _),\n+\t[10] = PINGROUP(10, pon_rx_los, qup_se3, pwm0, _, _, qdss_tracedata_a, _, _, _),\n+\t[11] = PINGROUP(11, pon_active_led, qup_se3, pwm0, _, _, qdss_tracedata_a, _, _, _),\n+\t[12] = PINGROUP(12, pon_tx_dis, qup_se2, pwm0, audio_pri_mclk_out0, audio_pri_mclk_in0, _, qrng_rosc0, qdss_tracedata_a, _),\n+\t[13] = PINGROUP(13, gpn_tx_dis, qup_se2, pwm0, audio_pri_mclk_out3, audio_pri_mclk_in3, _, qrng_rosc1, qdss_tracedata_a, _),\n+\t[14] = PINGROUP(14, pon_tx_burst, qup_se0, _, qrng_rosc2, qdss_tracedata_a, _, _, _, _),\n+\t[15] = PINGROUP(15, pon_tx, qup_se0, _, qdss_tracedata_a, _, _, _, _, _),\n+\t[16] = PINGROUP(16, pon_tx_sd, audio_sec_mclk_out1, audio_sec_mclk_in1, qdss_cti_trig_out_b0, _, _, _, _, _),\n+\t[17] = PINGROUP(17, pon_tx_fault, audio_sec_mclk_out0, audio_sec_mclk_in0, _, _, _, _, _, _),\n+\t[18] = PINGROUP(18, pps, pll_test, _, _, _, _, _, _, _),\n+\t[19] = PINGROUP(19, mux_tod_out, audio_pri_mclk_out1, audio_pri_mclk_in1, _, _, _, _, _, _),\n+\t[20] = PINGROUP(20, qup_se2, mdc_slv1, tsens_max, qdss_tracedata_a, _, _, _, _, _),\n+\t[21] = PINGROUP(21, qup_se2, mdio_slv1, qdss_tracedata_a, _, _, _, _, _, _),\n+\t[22] = PINGROUP(22, core_voltage_0, qup_se3, pwm3, _, _, _, _, _, _),\n+\t[23] = PINGROUP(23, led0, qup_se3, dbg_out_clk, qdss_traceclk_a, _, _, _, _, _),\n+\t[24] = PINGROUP(24, _, _, _, _, _, _, _, _, _),\n+\t[25] = PINGROUP(25, _, _, _, _, _, _, _, _, _),\n+\t[26] = PINGROUP(26, mdc_mst, led2, _, qdss_tracectl_a, _, _, _, _, _),\n+\t[27] = PINGROUP(27, mdio_mst, led1, _, _, _, _, _, _, _),\n+\t[28] = PINGROUP(28, pcie1_clk_req_n, qup_se1, _, _, qdss_cti_trig_out_a0, _, _, _, _),\n+\t[29] = PINGROUP(29, _, _, _, _, _, _, _, _, _),\n+\t[30] = PINGROUP(30, pcie1_wake, qup_se1, _, _, qdss_cti_trig_in_a0, _, _, _, _),\n+\t[31] = PINGROUP(31, pcie0_clk_req_n, mdc_slv0, _, qdss_cti_trig_out_a1, _, _, _, _, _),\n+\t[32] = PINGROUP(32, _, _, _, _, _, _, _, _, _),\n+\t[33] = PINGROUP(33, pcie0_wake, mdio_slv0, qdss_cti_trig_in_a1, _, _, _, _, _, _),\n+\t[34] = PINGROUP(34, audio_pri, atest_char_status0, qdss_cti_trig_in_b0, _, _, _, _, _, _),\n+\t[35] = PINGROUP(35, audio_pri, rx_los2, atest_char_status1, qdss_cti_trig_out_b1, _, _, _, _, _),\n+\t[36] = PINGROUP(36, audio_pri, _, rx_los1, atest_char_status2, _, _, _, _, _),\n+\t[37] = PINGROUP(37, audio_pri, rx_los0, atest_char_status3, _, qdss_cti_trig_in_b1, _, _, _, _),\n+\t[38] = PINGROUP(38, qup_se1, led2, gcc_plltest_bypassnl, qdss_tracedata_a, _, _, _, _, _),\n+\t[39] = PINGROUP(39, qup_se1, led1, led0, gcc_tlmm, qdss_tracedata_a, _, _, _, _),\n+\t[40] = PINGROUP(40, qup_se4, rx_los2, audio_sec, gcc_plltest_resetn, qdss_tracedata_a, _, _, _, _),\n+\t[41] = PINGROUP(41, qup_se4, rx_los1, audio_sec, qdss_tracedata_a, _, _, _, _, _),\n+\t[42] = PINGROUP(42, qup_se4, rx_los0, audio_sec, atest_tic_en, _, _, _, _, _),\n+\t[43] = PINGROUP(43, qup_se4, audio_sec, _, _, _, _, _, _, _),\n+\t[44] = PINGROUP(44, resout, _, _, _, _, _, _, _, _),\n+\t[45] = PINGROUP(45, pon_mux_sel, _, _, _, _, _, _, _, _),\n+\t[46] = PINGROUP(46, dg_out, atest_char_start, _, _, _, _, _, _, _),\n+\t[47] = PINGROUP(47, gpn_rx_los, mdc_slv2, qup_se5, _, _, _, _, _, _),\n+\t[48] = PINGROUP(48, pon_rx, qup_se5, _, _, _, _, _, _, _),\n+\t[49] = PINGROUP(49, gpn_tx_fault, mdio_slv2, qup_se5, audio_sec_mclk_out2, audio_sec_mclk_in2, _, _, _, _),\n+\t[50] = PINGROUP(50, gpn_tx_sd, qup_se5, audio_sec_mclk_out3, audio_sec_mclk_in3, _, _, _, _, _),\n+\t[51] = PINGROUP(51, gpn_tx_burst, qup_se5, _, _, _, _, _, _, _),\n+\t[52] = PINGROUP(52, qup_se2, qup_se5, qup_se4, qup_se5_l1, _, _, _, _, _),\n+\t[53] = PINGROUP(53, qup_se2, qup_se4, qup_se5_l1, _, _, _, _, _, _),\n+};\n+\n+static const struct msm_pinctrl_soc_data ipq5210_tlmm = {\n+\t.pins = ipq5210_pins,\n+\t.npins = ARRAY_SIZE(ipq5210_pins),\n+\t.functions = ipq5210_functions,\n+\t.nfunctions = ARRAY_SIZE(ipq5210_functions),\n+\t.groups = ipq5210_groups,\n+\t.ngroups = ARRAY_SIZE(ipq5210_groups),\n+\t.ngpios = 54,\n+};\n+\n+static const struct of_device_id ipq5210_tlmm_of_match[] = {\n+\t{ .compatible = \"qcom,ipq5210-tlmm\", },\n+\t{ },\n+};\n+\n+static int ipq5210_tlmm_probe(struct platform_device *pdev)\n+{\n+\treturn msm_pinctrl_probe(pdev, &ipq5210_tlmm);\n+}\n+\n+static struct platform_driver ipq5210_tlmm_driver = {\n+\t.driver = {\n+\t\t.name = \"ipq5210-tlmm\",\n+\t\t.of_match_table = ipq5210_tlmm_of_match,\n+\t},\n+\t.probe = ipq5210_tlmm_probe,\n+};\n+\n+static int __init ipq5210_tlmm_init(void)\n+{\n+\treturn platform_driver_register(&ipq5210_tlmm_driver);\n+}\n+arch_initcall(ipq5210_tlmm_init);\n+\n+static void __exit ipq5210_tlmm_exit(void)\n+{\n+\tplatform_driver_unregister(&ipq5210_tlmm_driver);\n+}\n+module_exit(ipq5210_tlmm_exit);\n+\n+MODULE_DESCRIPTION(\"QTI IPQ5210 TLMM driver\");\n+MODULE_LICENSE(\"GPL\");\n", "prefixes": [ "v4", "2/2" ] }