Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217531/?format=api
{ "id": 2217531, "url": "http://patchwork.ozlabs.org/api/patches/2217531/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330-ipq5210_tlmm-v4-1-b7c40c5429e5@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330-ipq5210_tlmm-v4-1-b7c40c5429e5@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-03-30T04:51:04", "name": "[v4,1/2] dt-bindings: pinctrl: qcom: add IPQ5210 pinctrl", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d7563e1c36a837d8e21095b37e367fe9c13dbe81", "submitter": { "id": 90386, "url": "http://patchwork.ozlabs.org/api/people/90386/?format=api", "name": "Kathiravan Thirumoorthy", "email": "kathiravan.thirumoorthy@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260330-ipq5210_tlmm-v4-1-b7c40c5429e5@oss.qualcomm.com/mbox/", "series": [ { "id": 497951, "url": "http://patchwork.ozlabs.org/api/series/497951/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497951", "date": "2026-03-30T04:51:03", "name": "Introduce TLMM driver for Qualcomm IPQ5210 SoC", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497951/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217531/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217531/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34377-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=o9DWAo86;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=UJsHhCTC;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34377-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"o9DWAo86\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"UJsHhCTC\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkf4P6tgmz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 15:52:21 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id EDB8B302BB8E\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 04:51:18 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id CB9B8313552;\n\tMon, 30 Mar 2026 04:51:18 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BC8173815D4\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:15 +0000 (UTC)", "from pps.filterd (m0279862.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62TMF2UM3164030\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:15 GMT", "from mail-pg1-f198.google.com (mail-pg1-f198.google.com\n [209.85.215.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d6ufmjh01-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Mon, 30 Mar 2026 04:51:15 +0000 (GMT)", "by mail-pg1-f198.google.com with SMTP id\n 41be03b00d2f7-c74217894d9so2621279a12.2\n for <linux-gpio@vger.kernel.org>;\n Sun, 29 Mar 2026 21:51:14 -0700 (PDT)", "from hu-kathirav-blr.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])\n by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82ca843e1desm6776896b3a.4.2026.03.29.21.51.10\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 29 Mar 2026 21:51:13 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774846278; cv=none;\n b=mcROaxfZTq6C4d9NtL1AE92ObSOfC/Gz/DxEmTX470G6FPWqfzvEB80lA59ypsmeRbBwR1BXt/9608KPXvLNQYnKOXUIrYbnh2/9GFlViJdU7p9V7iSve0Sb7g8diMwNqzWnWsUWBQoFmmQD/iRERS+oym8gB//wpnJ4TJUq+U0=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774846278; c=relaxed/simple;\n\tbh=tLchpEgPCkvPm7qfKOSp9d2qNwRW0ilNuzY7CLoJBY4=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=A2ThtLxo3dcjeR+m7yzX5yOwAOjtPnXeIJu63cdIXawnzUs3ZFhgE+tQ0TJRvVdZtgD8nHn+4DBlQqfQ3Cl10T521ZercfavmRVhjPPt51SA4ahM1+VKyi3Ty8kYYhKshQwBpvHhybSELh4HLGCczvSOmMsKYTHc0IdjKHh7KGw=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=o9DWAo86;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=UJsHhCTC; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tlUsVCl0T35eAKz3l0S6xURNNzTPdZMSFqpE5p6qQzeY=; b=o9DWAo86162lVWY0\n\thVAL5Rr90b6uQH7hkYUceZCm75BYvQfgcA1ZUKQER672wSg6n5e9h5cU2Qhp61mZ\n\tZY3F0ptihIS3K+lumsvXhgV2i45SH9+7666P0R1UnHFg1xEv8wDYk04WCIjDuu/C\n\tMGuY7sZgQfzELbETsH+kqcf4qm4u/cvLDkY+lGgLfY53AqTPRLeaWoPI6cklRmX5\n\tczwsTv6r9DlE7ECASiXm1TbEgJn0Wz+vBt4pC5Mgyq4lN+t+qarzQhoIoua6zGOd\n\tLxS9RPny9NGXoyUYiuU+LpIcjEc7WypNbRwzW8OcSQkC4HaKSGMzKMDanmhpaSMU\n\tNVGOoA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1774846274; x=1775451074;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=lUsVCl0T35eAKz3l0S6xURNNzTPdZMSFqpE5p6qQzeY=;\n b=UJsHhCTCDErJvZYg1f8bkf15GHoNFy8igoCQ6JxhhdC3OzndBfkuizfDqeDk0C3so5\n Vdx7gwcycu8AQUyzHVCy2xZ1o7tOmD8z9X0QNZQOTERJQ0wnDbZGsdZqCNgHJ8N7GLKm\n 2OHHYwAHATx44RZP/yZvPERMNFqpFRryNeVpLt0BkbrkI1IjfiKP0IT7EtMbK7IB9SlU\n nhX9BGx0UJguktWD7cyX+Ry03iNMedCb0g7jBkUV7ICsMGVAAxsIsuSx8l/r61rsfJmP\n gEtYHgrJyv82D//c0E/pnXpq9U0vS7Ae2/7sI23fby9uz78R9OJk+aYGPYdO4C6Kv3QL\n 5Dhg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774846274; x=1775451074;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=lUsVCl0T35eAKz3l0S6xURNNzTPdZMSFqpE5p6qQzeY=;\n b=ZZhfrVvgP/uW4ccKCGXl8tOZ3hRYJfq1+qOugM4kc/M4tl8SjQJyqsVKOI0h6RsvQn\n S1ZI0UknHW+p7Jvvm/k2+gJua+bNiTvnTPc4Xb9QuDXZwLi4XDQNtvGhVKUpBMyMgxBN\n RWyqNRPhTpWps8Vas/jCQ+IycV/xjWrZPu18ZdrVSz3lctjnqWvsvnll9G4NMBH1/HpF\n xFQmf5Ljj604Zc3bZ2jaJEr5G48jevNTTeTNpP9lXEDPAdGilabi5nUceij9yxkTQnNx\n IlBjqSjyEv7HCfq9KJKb34Xig1YylGfE8Jv62sejClU7SXYSRgfJFKnZEPx6pXJUnbnl\n btRA==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCVY8ZQehciap2fD4mcwJrjJpB8/auywPwnHoODEaq+NJ22WIpPmKLQ/oITTYdqHQGZ2neWhi5/IYiF5@vger.kernel.org", "X-Gm-Message-State": "AOJu0YxtJuL1JWTgGcAeyidj7AIlXSeZHArUTCdIQVZpP9hizWakRMdI\n\tyhyf3GqwjuGiynWVeGX0gERGy8lxYhjxtwh2dMPzWo0grOhwTDr29WZFJbRvMPdE+pfGqMxviej\n\t6IzrJSctqM9ZVvESERG3XCotRC4gEgsGWINpor22DpKEVJxR8DBD+5409gGB4ScWa", "X-Gm-Gg": "ATEYQzzTZ07neDobAoFmvhqblx8lpn3T96y1ZtSan+e2cvPYxmDSK+ZhekjmzxLUoL8\n\tyyLcXF5oSgKYxhJTTEkwy9+C+aO40TeY1+jdXpQNeIs6ItYosxcsjMYp24lGLsAvZz2K2uzMRm6\n\tKnSO0VIYOjwCfXMhkIVb+lCCnsUKyawmOnCowzMxwnjGzM9K+KjjggEOrazNoawQviX3xEdsn/P\n\t7w+mQt+RgwvkVehp81lxO6QpSqAboqvXyzATT13IfpasC/8a8ppCngw+ZZdKe2fr/+gTXyFWNEc\n\tt1KMWs5MXUfeuBG4hwyqOhVI0Jpq08xVjYzXT0+wxYXLQEdDY+/MBnUdMrwIM/2BsKX/HfWE4V8\n\tNOVat3B/s73h89NEYlCQcRcfj5oV6i8fZ1IRPKlue6XSd5awJODBy8UA5ipNl81dpCmi0E3qXH8\n\tw/szlSTgFsCPSn79Tc28MPIvYfuLR9GYAVifjlohkLQ86iQRlJ5RnvI9ZC", "X-Received": [ "by 2002:a05:6a00:10d5:b0:829:88e7:c88b with SMTP id\n d2e1a72fcca58-82c95e6983cmr10672110b3a.19.1774846274286;\n Sun, 29 Mar 2026 21:51:14 -0700 (PDT)", "by 2002:a05:6a00:10d5:b0:829:88e7:c88b with SMTP id\n d2e1a72fcca58-82c95e6983cmr10672092b3a.19.1774846273823;\n Sun, 29 Mar 2026 21:51:13 -0700 (PDT)" ], "From": "Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>", "Date": "Mon, 30 Mar 2026 10:21:04 +0530", "Subject": "[PATCH v4 1/2] dt-bindings: pinctrl: qcom: add IPQ5210 pinctrl", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260330-ipq5210_tlmm-v4-1-b7c40c5429e5@oss.qualcomm.com>", "References": "<20260330-ipq5210_tlmm-v4-0-b7c40c5429e5@oss.qualcomm.com>", "In-Reply-To": "<20260330-ipq5210_tlmm-v4-0-b7c40c5429e5@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>,\n Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "X-Mailer": "b4 0.15.0", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1774846266; l=5049;\n i=kathiravan.thirumoorthy@oss.qualcomm.com; s=20230906;\n h=from:subject:message-id; bh=tLchpEgPCkvPm7qfKOSp9d2qNwRW0ilNuzY7CLoJBY4=;\n b=vKQzpV8Lorvo3wND4UgxNl1t6Zc8Sb55B66wm7YsURVzoZGmsjHs08+NNK1Gcq89sDLZZdRYF\n LKoYKUiymbTCuhQMprP8tFJe/hoHLIiC3+VaNh52pVIGwWNleLpZptC", "X-Developer-Key": "i=kathiravan.thirumoorthy@oss.qualcomm.com; a=ed25519;\n pk=xWsR7pL6ch+vdZ9MoFGEaP61JUaRf0XaZYWztbQsIiM=", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzMwMDAzNSBTYWx0ZWRfX5d4K4JECf9hh\n CePpKxB2baQphmRE4PLa12RIoNDu8wF1RarzWuEfgx0127Tp8li5Ppy7v+Au199QR4XXykVLFjE\n IWhEH1GglG/eB+e6HHagt0E1c917Ph1a2WMwCOOOVBQZdVw6uI03PVoHhkQ2Y52unER7dP12DHt\n 4HAQiyGaUagRZch2lU2she95CffrbzsIVP93r/fQrOFtNv4KPZghkgNFK0UFMsREPbEE/rvMAUw\n vw5FMe0u3l1qT8ZO1VaLVRkNJvNo0dNtkWOPMxlbmeOipx5cTcIBHkqcw83G16MBCRClb3J6ZsM\n bJYUmTBopGfLG0db0yxewWA4OnL3nsNB9rKdLcRsdl18VEj4FMTQES7jTnJTUL8pIgUR/UTMmV4\n 420/JjnIoyVFp462WsOaljHFZGbJRa0ti1SKtVSGwtfnZTjVtuYMwndN3gpJ2vwk2PGqs+Y6o4d\n pgZIa0zNLbR5xUXtCIQ==", "X-Authority-Analysis": "v=2.4 cv=aOT9aL9m c=1 sm=1 tr=0 ts=69ca0143 cx=c_pps\n a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22\n a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=oSdKyVnxDMwtS7CNbvIA:9\n a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=sptkURWiP4Gy88Gu7hUp:22", "X-Proofpoint-ORIG-GUID": "PZ_Xk8GHyL_M-2Z6zTlw1czvHjmU0nBF", "X-Proofpoint-GUID": "PZ_Xk8GHyL_M-2Z6zTlw1czvHjmU0nBF", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-29_05,2026-03-28_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 phishscore=0 bulkscore=0 spamscore=0 lowpriorityscore=0\n clxscore=1015 suspectscore=0 adultscore=0 malwarescore=0 priorityscore=1501\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603300035" }, "content": "Add device tree bindings for IPQ5210 TLMM block.\n\nReviewed-by: Bjorn Andersson <andersson@kernel.org>\nReviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>\nSigned-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>\n---\n .../bindings/pinctrl/qcom,ipq5210-tlmm.yaml | 123 +++++++++++++++++++++\n 1 file changed, 123 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,ipq5210-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,ipq5210-tlmm.yaml\nnew file mode 100644\nindex 000000000000..12c5e76235a3\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,ipq5210-tlmm.yaml\n@@ -0,0 +1,123 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/qcom,ipq5210-tlmm.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm IPQ5210 TLMM pin controller\n+\n+maintainers:\n+ - Bjorn Andersson <andersson@kernel.org>\n+ - Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>\n+\n+description:\n+ Top Level Mode Multiplexer pin controller in Qualcomm IPQ5210 SoC.\n+\n+allOf:\n+ - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#\n+\n+properties:\n+ compatible:\n+ const: qcom,ipq5210-tlmm\n+\n+ reg:\n+ maxItems: 1\n+\n+ interrupts:\n+ maxItems: 1\n+\n+ gpio-reserved-ranges:\n+ minItems: 1\n+ maxItems: 27\n+\n+ gpio-line-names:\n+ maxItems: 54\n+\n+patternProperties:\n+ \"-state$\":\n+ oneOf:\n+ - $ref: \"#/$defs/qcom-ipq5210-tlmm-state\"\n+ - patternProperties:\n+ \"-pins$\":\n+ $ref: \"#/$defs/qcom-ipq5210-tlmm-state\"\n+ additionalProperties: false\n+\n+$defs:\n+ qcom-ipq5210-tlmm-state:\n+ type: object\n+ description:\n+ Pinctrl node's client devices use subnodes for desired pin configuration.\n+ Client device subnodes use below standard properties.\n+ $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state\n+ unevaluatedProperties: false\n+\n+ properties:\n+ pins:\n+ description:\n+ List of gpio pins affected by the properties specified in this\n+ subnode.\n+ items:\n+ pattern: \"^gpio([0-9]|[1-4][0-9]|5[0-3])$\"\n+ minItems: 1\n+ maxItems: 36\n+\n+ function:\n+ description:\n+ Specify the alternative function to be configured for the specified\n+ pins.\n+\n+ enum: [ atest_char_start, atest_char_status0, atest_char_status1,\n+ atest_char_status2, atest_char_status3, atest_tic_en, audio_pri,\n+ audio_pri_mclk_out0, audio_pri_mclk_in0, audio_pri_mclk_out1,\n+ audio_pri_mclk_in1, audio_pri_mclk_out2, audio_pri_mclk_in2,\n+ audio_pri_mclk_out3, audio_pri_mclk_in3, audio_sec,\n+ audio_sec_mclk_out0, audio_sec_mclk_in0, audio_sec_mclk_out1,\n+ audio_sec_mclk_in1, audio_sec_mclk_out2, audio_sec_mclk_in2,\n+ audio_sec_mclk_out3, audio_sec_mclk_in3, core_voltage_0,\n+ cri_trng0, cri_trng1, cri_trng2, cri_trng3, dbg_out_clk, dg_out,\n+ gcc_plltest_bypassnl, gcc_plltest_resetn, gcc_tlmm, gpio, led0,\n+ led1, led2, mdc_mst, mdc_slv0, mdc_slv1, mdc_slv2, mdio_mst,\n+ mdio_slv0, mdio_slv1, mdio_slv2, mux_tod_out, pcie0_clk_req_n,\n+ pcie0_wake, pcie1_clk_req_n, pcie1_wake, pll_test,\n+ pon_active_led, pon_mux_sel, pon_rx, pon_rx_los, pon_tx,\n+ pon_tx_burst, pon_tx_dis, pon_tx_fault, pon_tx_sd, gpn_rx_los,\n+ gpn_tx_burst, gpn_tx_dis, gpn_tx_fault, gpn_tx_sd, pps, pwm0,\n+ pwm1, pwm2, pwm3, qdss_cti_trig_in_a0, qdss_cti_trig_in_a1,\n+ qdss_cti_trig_in_b0, qdss_cti_trig_in_b1, qdss_cti_trig_out_a0,\n+ qdss_cti_trig_out_a1, qdss_cti_trig_out_b0,\n+ qdss_cti_trig_out_b1, qdss_traceclk_a, qdss_tracectl_a,\n+ qdss_tracedata_a, qrng_rosc0, qrng_rosc1, qrng_rosc2,\n+ qspi_data, qspi_clk, qspi_cs_n, qup_se0, qup_se1, qup_se2,\n+ qup_se3, qup_se4, qup_se5, qup_se5_l1, resout, rx_los0, rx_los1,\n+ rx_los2, sdc_clk, sdc_cmd, sdc_data, tsens_max ]\n+\n+ required:\n+ - pins\n+\n+required:\n+ - compatible\n+ - reg\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ #include <dt-bindings/interrupt-controller/arm-gic.h>\n+\n+ tlmm: pinctrl@1000000 {\n+ compatible = \"qcom,ipq5210-tlmm\";\n+ reg = <0x01000000 0x300000>;\n+ gpio-controller;\n+ #gpio-cells = <0x2>;\n+ gpio-ranges = <&tlmm 0 0 54>;\n+ interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;\n+ interrupt-controller;\n+ #interrupt-cells = <0x2>;\n+\n+ qup-uart1-default-state {\n+ pins = \"gpio38\", \"gpio39\";\n+ function = \"qup_se1\";\n+ drive-strength = <6>;\n+ bias-pull-down;\n+ };\n+ };\n", "prefixes": [ "v4", "1/2" ] }