Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217511/?format=api
{ "id": 2217511, "url": "http://patchwork.ozlabs.org/api/patches/2217511/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20260329232419.352743-1-marek.vasut+renesas@mailbox.org/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260329232419.352743-1-marek.vasut+renesas@mailbox.org>", "list_archive_url": null, "date": "2026-03-29T23:23:55", "name": "arm64: renesas: Add Cortex-M33 build option to R-Car Gen5", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f7834187a89aa0515ba63f7b82db256bb01e7ea0", "submitter": { "id": 85650, "url": "http://patchwork.ozlabs.org/api/people/85650/?format=api", "name": "Marek Vasut", "email": "marek.vasut+renesas@mailbox.org" }, "delegate": { "id": 1699, "url": "http://patchwork.ozlabs.org/api/users/1699/?format=api", "username": "marex", "first_name": "Marek", "last_name": "Vasut", "email": "marek.vasut@gmail.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20260329232419.352743-1-marek.vasut+renesas@mailbox.org/mbox/", "series": [ { "id": 497943, "url": "http://patchwork.ozlabs.org/api/series/497943/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=497943", "date": "2026-03-29T23:23:55", "name": "arm64: renesas: Add Cortex-M33 build option to R-Car Gen5", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/497943/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217511/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217511/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=mailbox.org header.i=@mailbox.org header.a=rsa-sha256\n header.s=mail20150812 header.b=knvuBWjl;\n\tdkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org\n header.a=rsa-sha256 header.s=mail20150812 header.b=A4LKmWAZ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)", "phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=mailbox.org", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n secure) header.d=mailbox.org header.i=@mailbox.org header.b=\"knvuBWjl\";\n\tdkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org\n header.b=\"A4LKmWAZ\";\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=mailbox.org", "phobos.denx.de;\n spf=pass smtp.mailfrom=marek.vasut+renesas@mailbox.org" ], "Received": [ "from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkVp81pkPz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 30 Mar 2026 10:24:32 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 3F0968394E;\n\tMon, 30 Mar 2026 01:24:29 +0200 (CEST)", "by phobos.denx.de (Postfix, from userid 109)\n id 4A7DE83B48; Mon, 30 Mar 2026 01:24:28 +0200 (CEST)", "from mout-p-103.mailbox.org (mout-p-103.mailbox.org\n [IPv6:2001:67c:2050:0:465::103])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 11C678063E\n for <u-boot@lists.denx.de>; Mon, 30 Mar 2026 01:24:26 +0200 (CEST)", "from smtp102.mailbox.org (smtp102.mailbox.org [10.196.197.102])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest\n SHA256)\n (No client certificate requested)\n by mout-p-103.mailbox.org (Postfix) with ESMTPS id 4fkVp14G6lz9sNb;\n Mon, 30 Mar 2026 01:24:25 +0200 (CEST)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org;\n s=mail20150812; t=1774826665;\n h=from:from:reply-to:subject:subject:date:date:message-id:message-id:\n to:to:cc:cc:mime-version:mime-version:\n content-transfer-encoding:content-transfer-encoding;\n bh=I7zzR+L5Z20oUk85qBTXIAfMx0sVouEaf+5XZxYVzow=;\n b=knvuBWjlOh6hSH3VyBPcrZZ9Yijb1x6thXEsPmN3VA/snUTpGY6nZOm0q5i8VO5MPXHq0C\n /ccG1GPzEgc2BjLYz/Uwvozo2L8vlWq+SvEas1IRFEI2a67udf8Rk5lrEcsKPPuRxDvOZ5\n nGXMPznn5b2z2qwYmwspLi/BsoIjCyoFENmGKvsALq5OX0c4QaLTps4pwp/RdPHDJfcWjT\n PzCV90f6AsU2WzH2uTknBEs+2gS28RGqrjLiRxIG7T5Zgad9XZvGvMdmUP+2q4FWkNy9uK\n NOJ8oIyAAesmWe08ssemCRvBxy9EdkyA+jUoNk23s7yCY6FfkGNvnbMrJxmYOA==", "v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org;\n s=mail20150812; t=1774826663;\n h=from:from:reply-to:subject:subject:date:date:message-id:message-id:\n to:to:cc:cc:mime-version:mime-version:\n content-transfer-encoding:content-transfer-encoding;\n bh=I7zzR+L5Z20oUk85qBTXIAfMx0sVouEaf+5XZxYVzow=;\n b=A4LKmWAZIzbEhg4JM+gL0XhV24NlcMwwm999s0onh0PfflfzvKoKRjqhjbMon8bqtd8Th0\n i2WY4ORcohprKwHWHIlARTMB9lqUUrCGs0msRDdrzgDOdKEtDAmRDg/vOH/geztOdDJHW4\n joZyasPiPU9F4cgS5CxX7qRlh36A/hks1ZfTkAA/WsiIRh6Iu/NZsVHnJvTZk67/nb3mC7\n wAlvr2fMGP7zCorF2nvlsiZZjq6ypWQqILHpGhafg0cOX5SPt84ssy0bBbLKsbG3OmEWSy\n 2GyIZPq1cHzbQGvVhHeGiPp9Qg3Q5lWUqSu88RQ2MZIvZWmHAp/OEnNlAF8ZQA==" ], "From": "Marek Vasut <marek.vasut+renesas@mailbox.org>", "To": "u-boot@lists.denx.de", "Cc": "Marek Vasut <marek.vasut+renesas@mailbox.org>,\n Anshul Dalal <anshuld@ti.com>, Hai Pham <hai.pham.ud@renesas.com>,\n Heinrich Schuchardt <xypron.glpk@gmx.de>,\n Jesse Taube <mr.bossman075@gmail.com>,\n Nobuhiro Iwamatsu <iwamatsu@nigauri.org>,\n Paul Barker <paul.barker.ct@bp.renesas.com>,\n Quentin Schulz <quentin.schulz@cherry.de>,\n Tien Fong Chee <tien.fong.chee@altera.com>, Tom Rini <trini@konsulko.com>,\n Udit Kumar <u-kumar1@ti.com>", "Subject": "[PATCH] arm64: renesas: Add Cortex-M33 build option to R-Car Gen5", "Date": "Mon, 30 Mar 2026 01:23:55 +0200", "Message-ID": "<20260329232419.352743-1-marek.vasut+renesas@mailbox.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-MBO-RS-META": "7dn58tuurhsdxpryo7gqcxmf7arswkoh", "X-MBO-RS-ID": "a7bef29c2501b1d7230", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.39", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "The R-Car Gen5 SoCs contains Cortex-M33, Cortex-R52 and Cortex-A720AE\ncores. Add U-Boot build options for the Cortex-M33 core.\n\nSince the Cortex-M33 core is a 32bit core, select V8M and ARM64 for\nRCAR64 accordingly. Select TMU timer on the 32bit core, where it is\nused instead of the ARMv8 timer. Adjust TMU timer base address to match\nthe address map of the Cortex-M33 core. Disable unused OF_BOARD_SETUP\nas well as unavailable POSITION_INDEPENDENT configuration options.\n\nSigned-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>\n---\nCc: Anshul Dalal <anshuld@ti.com>\nCc: Hai Pham <hai.pham.ud@renesas.com>\nCc: Heinrich Schuchardt <xypron.glpk@gmx.de>\nCc: Jesse Taube <mr.bossman075@gmail.com>\nCc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>\nCc: Paul Barker <paul.barker.ct@bp.renesas.com>\nCc: Quentin Schulz <quentin.schulz@cherry.de>\nCc: Tien Fong Chee <tien.fong.chee@altera.com>\nCc: Tom Rini <trini@konsulko.com>\nCc: Udit Kumar <u-kumar1@ti.com>\nCc: u-boot@lists.denx.de\n---\n Kconfig | 2 ++\n arch/arm/mach-renesas/Kconfig | 11 ++++++++---\n arch/arm/mach-renesas/Kconfig.rcar5 | 7 +++++++\n arch/arm/mach-renesas/include/mach/rcar-gen5-base.h | 6 ++++++\n include/configs/rcar-gen5-common.h | 6 ++++++\n 5 files changed, 29 insertions(+), 3 deletions(-)", "diff": "diff --git a/Kconfig b/Kconfig\nindex 0bbdc0cbea6..7033a255675 100644\n--- a/Kconfig\n+++ b/Kconfig\n@@ -476,6 +476,7 @@ config SKIP_RELOCATE\n \n config SKIP_RELOCATE_CODE\n \tbool\n+\tdefault y if RCAR_64_CM\n \thelp\n \t Skips relocation of U-Boot code to the end of RAM, but still does\n \t relocate data to the end of RAM. This is mainly meant to relocate\n@@ -485,6 +486,7 @@ config SKIP_RELOCATE_CODE\n \n config SKIP_RELOCATE_CODE_DATA_OFFSET\n \thex\n+\tdefault 0xa0000000 if RCAR_64_CM\n \tdefault 0x0\n \tdepends on SKIP_RELOCATE_CODE\n \thelp\ndiff --git a/arch/arm/mach-renesas/Kconfig b/arch/arm/mach-renesas/Kconfig\nindex fa4e312a4dd..3f21755a226 100644\n--- a/arch/arm/mach-renesas/Kconfig\n+++ b/arch/arm/mach-renesas/Kconfig\n@@ -1,15 +1,20 @@\n if ARCH_RENESAS\n \n+config TMU_TIMER\n+\tbool\n+\n # Renesas ARM SoCs R-Car Gen3/Gen4 (64bit)\n config RCAR_64\n \tbool\n-\tselect ARM64\n+\tselect CPU_V8M if RCAR_64_CM\n+\tselect ARM64 if !RCAR_64_CM\n+\tselect TMU_TIMER if RCAR_64_CM\n \tselect CMD_CACHE\n-\tselect OF_BOARD_SETUP\n+\tselect OF_BOARD_SETUP if !RCAR_64_CM\n \tselect PHY\n \tselect PINCONF\n \tselect PINCTRL\n-\tselect POSITION_INDEPENDENT\n+\tselect POSITION_INDEPENDENT if !RCAR_64_CM\n \timply CMD_FS_UUID\n \timply CMD_GPT\n \timply CMD_MMC_SWRITE if MMC\ndiff --git a/arch/arm/mach-renesas/Kconfig.rcar5 b/arch/arm/mach-renesas/Kconfig.rcar5\nindex 528fc5aecc9..2e6d119a328 100644\n--- a/arch/arm/mach-renesas/Kconfig.rcar5\n+++ b/arch/arm/mach-renesas/Kconfig.rcar5\n@@ -1,5 +1,12 @@\n if RCAR_GEN5\n \n+config RCAR_64_CM\n+\tbool \"Renesas ARM SoCs R-Car Gen5 (use Cortex-M33)\"\n+\tdefault n\n+\thelp\n+\t Build U-Boot for the Cortex-M33 core present on selected SoC.\n+\t The default is n, meaning U-Boot is built for the Cortex-A core.\n+\n menu \"Select Target SoC\"\n \n config R8A78000\ndiff --git a/arch/arm/mach-renesas/include/mach/rcar-gen5-base.h b/arch/arm/mach-renesas/include/mach/rcar-gen5-base.h\nindex f9af3ef885a..4cb9a1fbc42 100644\n--- a/arch/arm/mach-renesas/include/mach/rcar-gen5-base.h\n+++ b/arch/arm/mach-renesas/include/mach/rcar-gen5-base.h\n@@ -9,7 +9,13 @@\n /*\n * R-Car (R8A78000) I/O Addresses\n */\n+#if defined(CONFIG_RCAR_64_CM)\n+/* Cortex-M33 address */\n+#define TMU_BASE\t\t0xC0680000\n+#else\n+/* Cortex-A720AE address */\n #define TMU_BASE\t\t0x1C030000\n+#endif\n \n /* Arm Generic Timer */\n #define CNTCR_BASE\t\t0x1C000FFF /* Region 0 */\ndiff --git a/include/configs/rcar-gen5-common.h b/include/configs/rcar-gen5-common.h\nindex dc28d07c7f9..ed775da9087 100644\n--- a/include/configs/rcar-gen5-common.h\n+++ b/include/configs/rcar-gen5-common.h\n@@ -17,6 +17,12 @@\n #define CFG_SYS_SDRAM_SIZE\t\t(0x80000000u - DRAM_RSV_SIZE)\n #define CFG_MAX_MEM_MAPPED\t\t(0x80000000u - DRAM_RSV_SIZE)\n \n+/* Timer */\n+#if defined(CONFIG_RCAR_64_CM)\n+#define CFG_SYS_TIMER_COUNTER\t\t(TMU_BASE + 0xc)\t/* TCNT0 */\n+#define CFG_SYS_TIMER_RATE\t\t(133333333 / 4)\n+#endif\n+\n /* Environment setting */\n #define CFG_EXTRA_ENV_SETTINGS\t\t\\\n \t\"bootm_size=0x10000000\\0\"\n", "prefixes": [] }