Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2217131,
    "url": "http://patchwork.ozlabs.org/api/patches/2217131/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260327171240.3222755-2-mukesh.ojha@oss.qualcomm.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260327171240.3222755-2-mukesh.ojha@oss.qualcomm.com>",
    "list_archive_url": null,
    "date": "2026-03-27T17:12:40",
    "name": "[2/2] pinctrl: qcom: Drop redundant intr_target_reg on modern SoCs",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "266b15c0dc0ce6953bce420654e65bfa2c05dcd3",
    "submitter": {
        "id": 89980,
        "url": "http://patchwork.ozlabs.org/api/people/89980/?format=api",
        "name": "Mukesh Ojha",
        "email": "mukesh.ojha@oss.qualcomm.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260327171240.3222755-2-mukesh.ojha@oss.qualcomm.com/mbox/",
    "series": [
        {
            "id": 497804,
            "url": "http://patchwork.ozlabs.org/api/series/497804/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497804",
            "date": "2026-03-27T17:12:40",
            "name": "[1/2] pinctrl: qcom: eliza: Fix interrupt target bit",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/497804/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2217131/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2217131/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-34286-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=h0j/bNBH;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=UVd7hVd4;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34286-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"h0j/bNBH\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"UVd7hVd4\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"
        ],
        "Received": [
            "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fj6mf3hZ2z1y1P\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 28 Mar 2026 04:18:26 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 90499304C695\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 17:17:19 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 1C21F3EB7F8;\n\tFri, 27 Mar 2026 17:16:51 +0000 (UTC)",
            "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D74C3C73F6\n\tfor <linux-gpio@vger.kernel.org>; Fri, 27 Mar 2026 17:16:47 +0000 (UTC)",
            "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62RDhhpq2769894\n\tfor <linux-gpio@vger.kernel.org>; Fri, 27 Mar 2026 17:16:47 GMT",
            "from mail-pf1-f198.google.com (mail-pf1-f198.google.com\n [209.85.210.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d5bxv40ux-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Fri, 27 Mar 2026 17:16:46 +0000 (GMT)",
            "by mail-pf1-f198.google.com with SMTP id\n d2e1a72fcca58-82c699d8caaso4216578b3a.1\n        for <linux-gpio@vger.kernel.org>;\n Fri, 27 Mar 2026 10:16:46 -0700 (PDT)",
            "from hu-mojha-hyd.qualcomm.com ([202.46.23.25])\n        by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82c964f9e9bsm2531517b3a.49.2026.03.27.10.16.40\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Fri, 27 Mar 2026 10:16:43 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774631810; cv=none;\n b=ulJqnFy8CmTjxGNqCyaL7gaOMpuXllMKRQEISEwZpKgOLkvFGi2ygV9TamXG4mAocQCXqM0r6pzTD1xmjhmxe6RP2oM58cBr68Bz3JOas7D1BzHPTkzOZJyQR4tRjacWEQLe+RZremtFoszuaGPY/qCYnSng52WjhpIE55Oy9xk=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774631810; c=relaxed/simple;\n\tbh=TjXhaoKmSDIiIZQX8QuSEeIHcoRENi4atdkCLLu6oh0=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=Gn0RW+r5qMfocArwMSCuA6PfIaZKSRzL39y9DA90u4Qg/eBnAJWmoTL87zC1kChBFsGPPpWBDnA8YR9YdXQMWSqAMV7NcAhuGaZPphkXCiMa4E9DP9iBxHSv87rrVn3K+ab/u0g3HyoOEKvWA4WiFM5pfdXlViXCScYHutKpyeo=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=h0j/bNBH;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=UVd7hVd4; arc=none smtp.client-ip=205.220.168.131",
        "DKIM-Signature": [
            "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tI3HlpRnu8yaDAgSI1HzD3rs9meU1sUjz/+4S9QWVEGw=; b=h0j/bNBHjtRzloI7\n\tofv+vumMHQZaqzxTgvm6VaPOg8LADjDhVVa+yZcTQiIBqzZJQTwOeZq/fn1/MQnW\n\tBlSCZCD/GJn5IqGLJxQ5i2hQfCO6bwn8NfW9pfo0YuRwuqZtyDkDjDHLR8BoYIJa\n\twu2WTdjh73j9uc89jHryz+4LBQJZZyI5fftxGV+RnYPyq4/+o2Jzvmxvrb8NvY2M\n\tiLpa6F7O/LelL4x2DDNOd1tBXb1aGC6a4F/ZMeGNUCkmVkicL9ROr7RlOwVieSxg\n\tfTddS/2ygvVPocQm0nYXCD+2T6EkzV+q2e2m8YAuv9JuxTZqG0jREeXp07vbAL6M\n\tS5vJHw==",
            "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1774631806; x=1775236606;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=I3HlpRnu8yaDAgSI1HzD3rs9meU1sUjz/+4S9QWVEGw=;\n        b=UVd7hVd4W5oNHQg/CmRltLjyOFmWtNMXDCoX5rB+jScrghdkV/fCLaCukHxOOu7xKT\n         JeNRMlzCAinQkirFLh6oNvFvXnvaz8qZ7IuX6gEFNMIGVsm7EyUJ2jXcfvSUsoTvPuOj\n         2zSWqd+/IKm+Exs8FvUZQRUiWQ35tQ9Q1Ps/IT/5JpRn9s2uI6zfy6sgU3i7nJUtp7PR\n         f7GbKl/FOedxe9OlyFwnle5xu05u0rqCKm4s68eWq4SDOdWVC547AVeNc1tgqWIG4jf2\n         RunDPBw9h4BJfJagnZ2stL4sYyeHhDftASME5itVKK/ZNz0KW73CFWiSr5ac7GrpIop8\n         G05g=="
        ],
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1774631806; x=1775236606;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n         :to:cc:subject:date:message-id:reply-to;\n        bh=I3HlpRnu8yaDAgSI1HzD3rs9meU1sUjz/+4S9QWVEGw=;\n        b=Afwk/59Azuk7T/HCRA6U0UbvE/DG+QQgzYGqqJ36WC2FoSPAVHybaGlMUD4GHDtlIV\n         bga5AmWg2sgbdQrifkCbEyqNZ2Vkz5MrDnaoR0fsvgQEJtdcbkgqyFUIRLGIAI57l0Hf\n         zaIEzZ1xv2flvEOo5wVBJ0/LWriz6yxzsTm/0WkbTlbfnQaLyydl/UmJKHvDCAH6XdN3\n         SIaREyNUE0OWMPz9KUtWY6ln5073+IsD3PUEGFqtIdwzemmmBzXJJpoxGKZm3fZSwUxq\n         7ZRNVvgtl/6gSX5pVFa4GL+6Mi3dU+dXSZ+EOqipShpo2JfmkwmBE9i3HbQZYmqAs2mo\n         f68g==",
        "X-Forwarded-Encrypted": "i=1;\n AJvYcCWxXZzx3I4o9n217gW0ebbSvR+a2NLN2zGL7L8xTTgofNNsLyl3bCjm6/SqoXgiUUXgh3XQ/RK7htrS@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0YwL4/CKmtcYBlODlxkZnrCNmwKE7u6L+/D8XN8lX80swu+rNkfN\n\thuKfG+utAQplu6XXPntx59r1tImImrgZv+cn0U/0AN1FGBcuWaQMNoRNhJQ0c3LFYjsQ18WP1ZA\n\tkPL4GdQot6Gn4JHah2PyAVEt9GVsyRmZDCyuRQze/knllPGsNVApVc/IThQWnmoTI",
        "X-Gm-Gg": "ATEYQzxPjDUdKJL93as581ixzoMY4ri9u2zm9zZzWVoGAnrZXlMnZZEeKVJakrWnf4E\n\tBUkwJg7NcL3o5FfWaIxkL+AO7/+kdksNZSLo+k4mi5U/AiV1ZHUjl3bfbhqFXJSNQw2ZO2GQqJ5\n\tIqf+Cd//7LUrUprfhHzDACSaNtxJEGrECHZ+Gk8Yu+m1uCC/CwpPFEefBliiPa9cng/+Gr8cVnx\n\tvlOu3C73ubElXzMaGCY+5I7hxrkualyiPqnQfAlxeAGulRtFOm+DJ4O17l7xNr1+u7VqQP53yxX\n\tCGjJG7BYK70pVsZP8XuUzZAR2Id5nl4eUZbLk+QdnvHGmRmsrBBcqGZUKCFWkigv3q64+QOol+k\n\t8h24GJt21qJ9qmgTicU1rbjC/QTIA6IL1lH7xkGmPPRPPpvEM",
        "X-Received": [
            "by 2002:a05:6a00:27a0:b0:81e:12f1:d8a with SMTP id\n d2e1a72fcca58-82c95ebecabmr3497784b3a.34.1774631804982;\n        Fri, 27 Mar 2026 10:16:44 -0700 (PDT)",
            "by 2002:a05:6a00:27a0:b0:81e:12f1:d8a with SMTP id\n d2e1a72fcca58-82c95ebecabmr3497734b3a.34.1774631804113;\n        Fri, 27 Mar 2026 10:16:44 -0700 (PDT)"
        ],
        "From": "Mukesh Ojha <mukesh.ojha@oss.qualcomm.com>",
        "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n        Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n        Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,\n        Abel Vesa <abel.vesa@oss.qualcomm.com>",
        "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n        linux-kernel@vger.kernel.org,\n        Mukesh Ojha <mukesh.ojha@oss.qualcomm.com>",
        "Subject": "[PATCH 2/2] pinctrl: qcom: Drop redundant intr_target_reg on modern\n SoCs",
        "Date": "Fri, 27 Mar 2026 22:42:40 +0530",
        "Message-ID": "<20260327171240.3222755-2-mukesh.ojha@oss.qualcomm.com>",
        "X-Mailer": "git-send-email 2.53.0",
        "In-Reply-To": "<20260327171240.3222755-1-mukesh.ojha@oss.qualcomm.com>",
        "References": "<20260327171240.3222755-1-mukesh.ojha@oss.qualcomm.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=UTF-8",
        "Content-Transfer-Encoding": "8bit",
        "X-Authority-Analysis": "v=2.4 cv=A99h/qWG c=1 sm=1 tr=0 ts=69c6bb7e cx=c_pps\n a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22\n a=EUspDBNiAAAA:8 a=fg8pLS6Fh3hz09fDWi0A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10\n a=IoOABgeZipijB_acs4fv:22",
        "X-Proofpoint-ORIG-GUID": "h8-5tjXdBbsrDwOYThsZzpsNq-_yCyv1",
        "X-Proofpoint-GUID": "h8-5tjXdBbsrDwOYThsZzpsNq-_yCyv1",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzI3MDEyMCBTYWx0ZWRfX90gEo3Chkbo4\n RFaYvAMnUwY/T00cZPAQd3jtOTuuNvBrj8Ef1qiAJxFW4UrPbqrsQVJ3BY6YW+e3kTP3yWZkDMi\n rd8I6aUojQasfCXxldE+qHkKYGf5Hsk+34H2pXsaXgEK4NC9UyobpOzUZ/BIrmmh9aSRtqT4Jmi\n Avrf6djxFH7NDZRs+08qZJnz859ag5EhVfD+x5XbiaAIIG5Vqda4QpZHJJ+I2SCE3uuQnAntpbN\n onap+3GvXU08JoBtP8LbA1IIEHZoHfhlHu8Ng6JQkD4DlJlu1xVcK3Oj+w4Ny6FFg0lLiyNjJWQ\n fh6H5K2cSp+VCg0bUU3RX8AdL0avFl6Hi24fk9sSlKWwxnZqKqUVz203xt+TmchqG1xD3M7priR\n 2AtAiea0qKtKkB/zTUsIUKLTCFPm1BGKeW2PEEPz6o6oUZ5q5zm119tt4r86lNvocwq3W2yiDvM\n ExlIkJKs8dB9rg42n9g==",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-27_01,2026-03-26_01,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n suspectscore=0 adultscore=0 malwarescore=0 spamscore=0 impostorscore=0\n phishscore=0 bulkscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270120"
    },
    "content": "On all Qualcomm TLMM generations from APQ8084 onwards, the interrupt\ntarget routing bits are located in the same register as the interrupt\nconfiguration bits (intr_cfg_reg). Only five older SoCs — APQ8064,\nIPQ8064, MDM9615, MSM8660 and MSM8960 — have a genuinely separate\ninterrupt target routing register at a different offset (0x400 + 0x4 * id).\n\nReplace MSM_ACCESSOR(intr_target) with a custom accessor that falls back\nto intr_cfg_reg when intr_target_reg is zero. Apply the same fallback in\nthe SCM path. Drop the now-redundant .intr_target_reg initializer from\nall SoC drivers where it duplicated intr_cfg_reg, keeping it only in\nthe five drivers where it genuinely differs.\n\nSigned-off-by: Mukesh Ojha <mukesh.ojha@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-apq8084.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-eliza.c     |  3 ---\n drivers/pinctrl/qcom/pinctrl-glymur.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-ipq4019.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq5018.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq5332.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq5424.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq6018.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq8074.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-ipq9574.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-kaanapali.c |  3 ---\n drivers/pinctrl/qcom/pinctrl-mdm9607.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-milos.c     |  3 ---\n drivers/pinctrl/qcom/pinctrl-msm.c       | 20 ++++++++++++++++++--\n drivers/pinctrl/qcom/pinctrl-msm.h       |  6 +++++-\n drivers/pinctrl/qcom/pinctrl-msm8226.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8909.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8916.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8917.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8953.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8976.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8994.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8996.c   |  2 --\n drivers/pinctrl/qcom/pinctrl-msm8998.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-msm8x74.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-qcm2290.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-qcs404.c    |  2 --\n drivers/pinctrl/qcom/pinctrl-qcs615.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-qcs8300.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-qdf2xxx.c   |  1 -\n drivers/pinctrl/qcom/pinctrl-qdu1000.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-sa8775p.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-sar2130p.c  |  2 --\n drivers/pinctrl/qcom/pinctrl-sc7180.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sc7280.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sc8180x.c   |  3 ---\n drivers/pinctrl/qcom/pinctrl-sc8280xp.c  |  3 ---\n drivers/pinctrl/qcom/pinctrl-sdm660.c    |  2 --\n drivers/pinctrl/qcom/pinctrl-sdm670.c    |  4 ----\n drivers/pinctrl/qcom/pinctrl-sdm845.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sdx55.c     |  2 --\n drivers/pinctrl/qcom/pinctrl-sdx65.c     |  3 ---\n drivers/pinctrl/qcom/pinctrl-sdx75.c     |  2 --\n drivers/pinctrl/qcom/pinctrl-sm4450.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm6115.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm6125.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm6350.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm6375.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm7150.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8150.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8250.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8350.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8450.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8550.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8650.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-sm8750.c    |  3 ---\n drivers/pinctrl/qcom/pinctrl-x1e80100.c  |  3 ---\n 57 files changed, 23 insertions(+), 138 deletions(-)",
    "diff": "diff --git a/drivers/pinctrl/qcom/pinctrl-apq8084.c b/drivers/pinctrl/qcom/pinctrl-apq8084.c\nindex 27693cd64881..9fdbe6743512 100644\n--- a/drivers/pinctrl/qcom/pinctrl-apq8084.c\n+++ b/drivers/pinctrl/qcom/pinctrl-apq8084.c\n@@ -343,7 +343,6 @@ static const unsigned int sdc2_data_pins[] = { 152 };\n \t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n-\t\t.intr_target_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -370,7 +369,6 @@ static const unsigned int sdc2_data_pins[] = { 152 };\n \t\t.io_reg = 0,                            \\\n \t\t.intr_cfg_reg = 0,                      \\\n \t\t.intr_status_reg = 0,                   \\\n-\t\t.intr_target_reg = 0,                   \\\n \t\t.mux_bit = -1,                          \\\n \t\t.pull_bit = pull,                       \\\n \t\t.drv_bit = drv,                         \\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-eliza.c b/drivers/pinctrl/qcom/pinctrl-eliza.c\nindex 19c706137f81..c1f756cbcdeb 100644\n--- a/drivers/pinctrl/qcom/pinctrl-eliza.c\n+++ b/drivers/pinctrl/qcom/pinctrl-eliza.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -64,7 +63,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -89,7 +87,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-glymur.c b/drivers/pinctrl/qcom/pinctrl-glymur.c\nindex 2da3b513d31b..9838c7839923 100644\n--- a/drivers/pinctrl/qcom/pinctrl-glymur.c\n+++ b/drivers/pinctrl/qcom/pinctrl-glymur.c\n@@ -21,7 +21,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,                        \\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,                  \\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,               \\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,               \\\n \t\t.mux_bit = 2,                                         \\\n \t\t.pull_bit = 0,                                        \\\n \t\t.drv_bit = 6,                                         \\\n@@ -64,7 +63,6 @@\n \t\t.io_reg = 0,                                         \\\n \t\t.intr_cfg_reg = 0,                                   \\\n \t\t.intr_status_reg = 0,                                \\\n-\t\t.intr_target_reg = 0,                                \\\n \t\t.mux_bit = -1,                                       \\\n \t\t.pull_bit = pull,                                    \\\n \t\t.drv_bit = drv,                                      \\\n@@ -89,7 +87,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq4019.c b/drivers/pinctrl/qcom/pinctrl-ipq4019.c\nindex 6ede3149b6e1..c5f0decc3eb3 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq4019.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq4019.c\n@@ -242,7 +242,6 @@ DECLARE_QCA_GPIO_PINS(99);\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq5018.c b/drivers/pinctrl/qcom/pinctrl-ipq5018.c\nindex cbf34854f882..0698c8f0110b 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq5018.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq5018.c\n@@ -32,7 +32,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq5332.c b/drivers/pinctrl/qcom/pinctrl-ipq5332.c\nindex 239cbe75f198..26a7a8c818f3 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq5332.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq5332.c\n@@ -32,7 +32,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq5424.c b/drivers/pinctrl/qcom/pinctrl-ipq5424.c\nindex 67b452a033d6..362ad88a5386 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq5424.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq5424.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq6018.c b/drivers/pinctrl/qcom/pinctrl-ipq6018.c\nindex be177fb0a92d..cc83f9362a85 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq6018.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq6018.c\n@@ -32,7 +32,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq8074.c b/drivers/pinctrl/qcom/pinctrl-ipq8074.c\nindex e94de9083314..64ce8ea8f544 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq8074.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq8074.c\n@@ -32,7 +32,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-ipq9574.c b/drivers/pinctrl/qcom/pinctrl-ipq9574.c\nindex 3ed093ea8eb9..09223eb166c9 100644\n--- a/drivers/pinctrl/qcom/pinctrl-ipq9574.c\n+++ b/drivers/pinctrl/qcom/pinctrl-ipq9574.c\n@@ -32,7 +32,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-kaanapali.c b/drivers/pinctrl/qcom/pinctrl-kaanapali.c\nindex 364e6d997337..5cc45b9c55ab 100644\n--- a/drivers/pinctrl/qcom/pinctrl-kaanapali.c\n+++ b/drivers/pinctrl/qcom/pinctrl-kaanapali.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -64,7 +63,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -89,7 +87,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-mdm9607.c b/drivers/pinctrl/qcom/pinctrl-mdm9607.c\nindex cef330547ce7..5794b0a11010 100644\n--- a/drivers/pinctrl/qcom/pinctrl-mdm9607.c\n+++ b/drivers/pinctrl/qcom/pinctrl-mdm9607.c\n@@ -225,7 +225,6 @@ static const unsigned int qdsd_data3_pins[] = { 91 };\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\t\\\n@@ -251,7 +250,6 @@ static const unsigned int qdsd_data3_pins[] = { 91 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-milos.c b/drivers/pinctrl/qcom/pinctrl-milos.c\nindex 19abd5233a2c..74b5253257af 100644\n--- a/drivers/pinctrl/qcom/pinctrl-milos.c\n+++ b/drivers/pinctrl/qcom/pinctrl-milos.c\n@@ -36,7 +36,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -67,7 +66,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -92,7 +90,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm.c b/drivers/pinctrl/qcom/pinctrl-msm.c\nindex e99871b90ab9..45b3a2763eb8 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm.c\n@@ -98,7 +98,22 @@ MSM_ACCESSOR(ctl)\n MSM_ACCESSOR(io)\n MSM_ACCESSOR(intr_cfg)\n MSM_ACCESSOR(intr_status)\n-MSM_ACCESSOR(intr_target)\n+\n+static u32 msm_readl_intr_target(struct msm_pinctrl *pctrl,\n+\t\t\t\t const struct msm_pingroup *g)\n+{\n+\tu32 reg = g->intr_target_reg ? g->intr_target_reg : g->intr_cfg_reg;\n+\n+\treturn readl(pctrl->regs[g->tile] + reg);\n+}\n+\n+static void msm_writel_intr_target(u32 val, struct msm_pinctrl *pctrl,\n+\t\t\t\t   const struct msm_pingroup *g)\n+{\n+\tu32 reg = g->intr_target_reg ? g->intr_target_reg : g->intr_cfg_reg;\n+\n+\twritel(val, pctrl->regs[g->tile] + reg);\n+}\n \n static void msm_ack_intr_status(struct msm_pinctrl *pctrl,\n \t\t\t\tconst struct msm_pingroup *g)\n@@ -1078,7 +1093,8 @@ static int msm_gpio_irq_set_type(struct irq_data *d, unsigned int type)\n \t\tintr_target_mask = GENMASK(g->intr_target_width - 1, 0);\n \n \tif (pctrl->intr_target_use_scm) {\n-\t\tu32 addr = pctrl->phys_base[0] + g->intr_target_reg;\n+\t\tu32 reg = g->intr_target_reg ? g->intr_target_reg : g->intr_cfg_reg;\n+\t\tu32 addr = pctrl->phys_base[0] + reg;\n \t\tint ret;\n \n \t\tqcom_scm_io_readl(addr, &val);\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm.h b/drivers/pinctrl/qcom/pinctrl-msm.h\nindex 4625fa5320a9..a4af279f748a 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm.h\n+++ b/drivers/pinctrl/qcom/pinctrl-msm.h\n@@ -52,7 +52,11 @@ struct pinctrl_pin_desc;\n  * @intr_cfg_reg:         Offset of the register holding interrupt configuration bits.\n  * @intr_status_reg:      Offset of the register holding the status bits for this group.\n  * @intr_target_reg:      Offset of the register specifying routing of the interrupts\n- *                        from this group.\n+ *                        from this group. On most SoCs this register is the same as\n+ *                        @intr_cfg_reg; leaving this field as zero causes the driver\n+ *                        to fall back to @intr_cfg_reg automatically. Only set this\n+ *                        explicitly on older SoCs where the interrupt target routing\n+ *                        lives in a separate register (e.g. APQ8064, MSM8960).\n  * @mux_bit:              Offset in @ctl_reg for the pinmux function selection.\n  * @pull_bit:             Offset in @ctl_reg for the bias configuration.\n  * @drv_bit:              Offset in @ctl_reg for the drive strength configuration.\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8226.c b/drivers/pinctrl/qcom/pinctrl-msm8226.c\nindex a81aa092ef12..d27b7599ea83 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8226.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8226.c\n@@ -282,7 +282,6 @@ static const unsigned int sdc2_data_pins[] = { 122 };\n \t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n-\t\t.intr_target_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -308,7 +307,6 @@ static const unsigned int sdc2_data_pins[] = { 122 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8909.c b/drivers/pinctrl/qcom/pinctrl-msm8909.c\nindex 544a52fb8f3d..8fa922d89101 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8909.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8909.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8916.c b/drivers/pinctrl/qcom/pinctrl-msm8916.c\nindex b1b6934bb4b6..709c5d1d4d0a 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8916.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8916.c\n@@ -307,7 +307,6 @@ static const unsigned int qdsd_data3_pins[] = { 133 };\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\t\\\n@@ -333,7 +332,6 @@ static const unsigned int qdsd_data3_pins[] = { 133 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8917.c b/drivers/pinctrl/qcom/pinctrl-msm8917.c\nindex f23d92d6615b..d1ede4891703 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8917.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8917.c\n@@ -333,7 +333,6 @@ static const unsigned int qdsd_data3_pins[] = { 146 };\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\t\\\n@@ -359,7 +358,6 @@ static const unsigned int qdsd_data3_pins[] = { 146 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8953.c b/drivers/pinctrl/qcom/pinctrl-msm8953.c\nindex 67db062fdf56..02ea89f5feaa 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8953.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8953.c\n@@ -29,7 +29,6 @@\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\t\\\n@@ -55,7 +54,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8976.c b/drivers/pinctrl/qcom/pinctrl-msm8976.c\nindex 345539b9e696..906a90778b97 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8976.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8976.c\n@@ -35,7 +35,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -61,7 +60,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8994.c b/drivers/pinctrl/qcom/pinctrl-msm8994.c\nindex 94e042d1f4b2..ecbe6b91d1da 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8994.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8994.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n-\t\t.intr_target_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8996.c b/drivers/pinctrl/qcom/pinctrl-msm8996.c\nindex e5b55693d023..73b07a10a957 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8996.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8996.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8998.c b/drivers/pinctrl/qcom/pinctrl-msm8998.c\nindex b727593af34a..dcf11b79e562 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8998.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8998.c\n@@ -35,7 +35,6 @@\n \t\t.io_reg = base + 0x4 + 0x1000 * id,\t\t\\\n \t\t.intr_cfg_reg = base + 0x8 + 0x1000 * id,\t\\\n \t\t.intr_status_reg = base + 0xc + 0x1000 * id,\t\\\n-\t\t.intr_target_reg = base + 0x8 + 0x1000 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -61,7 +60,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -86,7 +84,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-msm8x74.c b/drivers/pinctrl/qcom/pinctrl-msm8x74.c\nindex 202bec003e96..ff432ec5815a 100644\n--- a/drivers/pinctrl/qcom/pinctrl-msm8x74.c\n+++ b/drivers/pinctrl/qcom/pinctrl-msm8x74.c\n@@ -344,7 +344,6 @@ static const unsigned int hsic_data_pins[] = { 153 };\n \t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n-\t\t.intr_target_reg = 0x1008 + 0x10 * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\\\n@@ -370,7 +369,6 @@ static const unsigned int hsic_data_pins[] = { 153 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -401,7 +399,6 @@ static const unsigned int hsic_data_pins[] = { 153 };\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = 25,\t\t\t\t\\\n \t\t.pull_bit = -1,\t\t\t\t\\\n \t\t.drv_bit = -1,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qcm2290.c b/drivers/pinctrl/qcom/pinctrl-qcm2290.c\nindex 38200957451e..3b28ac498885 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qcm2290.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qcm2290.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -61,7 +60,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -86,7 +84,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qcs404.c b/drivers/pinctrl/qcom/pinctrl-qcs404.c\nindex 0b8db2c7e58a..1048a7093b2e 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qcs404.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qcs404.c\n@@ -43,7 +43,6 @@ enum {\n \t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n \t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n-\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -70,7 +69,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qcs615.c b/drivers/pinctrl/qcom/pinctrl-qcs615.c\nindex f1c827ddbfbf..0ed4332d989e 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qcs615.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qcs615.c\n@@ -43,7 +43,6 @@ static const char * const qcs615_tiles[] = {\n \t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n \t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n-\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -70,7 +69,6 @@ static const char * const qcs615_tiles[] = {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -96,7 +94,6 @@ static const char * const qcs615_tiles[] = {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = WEST,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qcs8300.c b/drivers/pinctrl/qcom/pinctrl-qcs8300.c\nindex f1af1a620684..852cd36df6d5 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qcs8300.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qcs8300.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -62,7 +61,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -87,7 +85,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qdf2xxx.c b/drivers/pinctrl/qcom/pinctrl-qdf2xxx.c\nindex 9ecc4d40e4dc..3b9edcf8780b 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qdf2xxx.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qdf2xxx.c\n@@ -106,7 +106,6 @@ static int qdf2xxx_pinctrl_probe(struct platform_device *pdev)\n \t\tgroups[gpio].io_reg = 0x04 + 0x10000 * gpio;\n \t\tgroups[gpio].intr_cfg_reg = 0x08 + 0x10000 * gpio;\n \t\tgroups[gpio].intr_status_reg = 0x0c + 0x10000 * gpio;\n-\t\tgroups[gpio].intr_target_reg = 0x08 + 0x10000 * gpio;\n \n \t\tgroups[gpio].mux_bit = 2;\n \t\tgroups[gpio].pull_bit = 0;\ndiff --git a/drivers/pinctrl/qcom/pinctrl-qdu1000.c b/drivers/pinctrl/qcom/pinctrl-qdu1000.c\nindex 7c535698a780..5125df7eb127 100644\n--- a/drivers/pinctrl/qcom/pinctrl-qdu1000.c\n+++ b/drivers/pinctrl/qcom/pinctrl-qdu1000.c\n@@ -35,7 +35,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -61,7 +60,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -86,7 +84,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sa8775p.c b/drivers/pinctrl/qcom/pinctrl-sa8775p.c\nindex 53f28b9c49ba..e9a510d3583f 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sa8775p.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sa8775p.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -63,7 +62,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -88,7 +86,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sar2130p.c b/drivers/pinctrl/qcom/pinctrl-sar2130p.c\nindex 4a53f4ee2041..1d1b5de4eefd 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sar2130p.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sar2130p.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -62,7 +61,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc7180.c b/drivers/pinctrl/qcom/pinctrl-sc7180.c\nindex 3eae51472b13..01cfcb416f33 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc7180.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc7180.c\n@@ -41,7 +41,6 @@ enum {\n \t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n \t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n-\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -68,7 +67,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -94,7 +92,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc7280.c b/drivers/pinctrl/qcom/pinctrl-sc7280.c\nindex 44e09608aad0..f22fd56efd89 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc7280.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc7280.c\n@@ -31,7 +31,6 @@\n \t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n \t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n-\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -84,7 +82,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc8180x.c b/drivers/pinctrl/qcom/pinctrl-sc8180x.c\nindex d9f9e3dd9dd1..062cb913e5ee 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc8180x.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc8180x.c\n@@ -60,7 +60,6 @@ static const struct tile_info sc8180x_tile_info[] = {\n \t\t.io_reg = REG_SIZE * id + 0x4 + offset,\t\\\n \t\t.intr_cfg_reg = REG_SIZE * id + 0x8 + offset,\t\\\n \t\t.intr_status_reg = REG_SIZE * id + 0xc + offset,\\\n-\t\t.intr_target_reg = REG_SIZE * id + 0x8 + offset,\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n@@ -90,7 +89,6 @@ static const struct tile_info sc8180x_tile_info[] = {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = EAST,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -116,7 +114,6 @@ static const struct tile_info sc8180x_tile_info[] = {\n \t\t.io_reg = 0xb6004,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc8280xp.c b/drivers/pinctrl/qcom/pinctrl-sc8280xp.c\nindex cf8297e8b8f8..4056b9fa32f8 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc8280xp.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc8280xp.c\n@@ -31,7 +31,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -84,7 +82,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdm660.c b/drivers/pinctrl/qcom/pinctrl-sdm660.c\nindex 687d986de75c..ab0368653d30 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdm660.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdm660.c\n@@ -46,7 +46,6 @@ enum {\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -73,7 +72,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = NORTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdm670.c b/drivers/pinctrl/qcom/pinctrl-sdm670.c\nindex 486b72edf7b4..533b87c39cd5 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdm670.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdm670.c\n@@ -37,7 +37,6 @@\n \t\t.io_reg = base + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = base + 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = base + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = base + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -67,7 +66,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = -1,\t\t\t\t\\\n \t\t.drv_bit = -1,\t\t\t\t\\\n@@ -92,7 +90,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -117,7 +114,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdm845.c b/drivers/pinctrl/qcom/pinctrl-sdm845.c\nindex 4cf8575797a0..b5ed2311b70e 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdm845.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdm845.c\n@@ -37,7 +37,6 @@\n \t\t.io_reg = base + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = base + 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = base + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = base + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -63,7 +62,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -88,7 +86,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdx55.c b/drivers/pinctrl/qcom/pinctrl-sdx55.c\nindex 79a7010b73f1..3e87f5927924 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdx55.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdx55.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdx65.c b/drivers/pinctrl/qcom/pinctrl-sdx65.c\nindex cc8a99a6a91e..4e787341b2a2 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdx65.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdx65.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -84,7 +82,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sdx75.c b/drivers/pinctrl/qcom/pinctrl-sdx75.c\nindex 4078d83d818c..9a7e359dbd23 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sdx75.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sdx75.c\n@@ -19,7 +19,6 @@\n \t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\t\t\t\\\n@@ -60,7 +59,6 @@\n \t\t.io_reg = 0,\t\t\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm4450.c b/drivers/pinctrl/qcom/pinctrl-sm4450.c\nindex d51e271e3361..83650f173b01 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm4450.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm4450.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -61,7 +60,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -86,7 +84,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm6115.c b/drivers/pinctrl/qcom/pinctrl-sm6115.c\nindex 06700685ea2a..234451fbf47b 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm6115.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm6115.c\n@@ -43,7 +43,6 @@ enum {\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -70,7 +69,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -96,7 +94,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = WEST,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm6125.c b/drivers/pinctrl/qcom/pinctrl-sm6125.c\nindex 5d3d1e402345..2cf9136860fc 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm6125.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm6125.c\n@@ -40,7 +40,6 @@ enum {\n \t\t.io_reg = 0x4 + 0x1000 * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.intr_status_reg = 0xc + 0x1000 * id,\t\\\n-\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -67,7 +66,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -93,7 +91,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = WEST,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm6350.c b/drivers/pinctrl/qcom/pinctrl-sm6350.c\nindex 220fb582cac9..eb8cd4aa8a97 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm6350.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm6350.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -59,7 +58,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -84,7 +82,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm6375.c b/drivers/pinctrl/qcom/pinctrl-sm6375.c\nindex 08b8ef6efaf0..d4547dd9f21f 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm6375.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm6375.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = REG_SIZE * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.intr_status_reg = REG_SIZE * id + 0xc,\t\\\n-\t\t.intr_target_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -62,7 +61,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -87,7 +85,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm7150.c b/drivers/pinctrl/qcom/pinctrl-sm7150.c\nindex 78dd8153a4d4..a01437c37525 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm7150.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm7150.c\n@@ -47,7 +47,6 @@ enum {\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n@@ -74,7 +73,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -100,7 +98,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = WEST,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8150.c b/drivers/pinctrl/qcom/pinctrl-sm8150.c\nindex ad861cd66958..0767261f5149 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8150.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8150.c\n@@ -43,7 +43,6 @@ enum {\n \t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n \t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n-\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n \t\t.tile = _tile,\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n@@ -70,7 +69,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = NORTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -96,7 +94,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8250.c b/drivers/pinctrl/qcom/pinctrl-sm8250.c\nindex f05361f3100d..f73f3b052de4 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8250.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8250.c\n@@ -44,7 +44,6 @@ enum {\n \t\t.io_reg = REG_SIZE * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.intr_status_reg = REG_SIZE * id + 0xc,\t\\\n-\t\t.intr_target_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.tile = _tile,\t\t\t\t\\\n \t\t.mux_bit = 2,\t\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\t\\\n@@ -73,7 +72,6 @@ enum {\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = NORTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n@@ -99,7 +97,6 @@ enum {\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.tile = SOUTH,\t\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8350.c b/drivers/pinctrl/qcom/pinctrl-sm8350.c\nindex 99949b552021..377ddfc77e4f 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8350.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8350.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = REG_SIZE * id + 0x4,\t\t\\\n \t\t.intr_cfg_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.intr_status_reg = REG_SIZE * id + 0xc,\t\\\n-\t\t.intr_target_reg = REG_SIZE * id + 0x8,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -60,7 +59,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -85,7 +83,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8450.c b/drivers/pinctrl/qcom/pinctrl-sm8450.c\nindex 9889fc5dc2cd..a1d84074ea49 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8450.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8450.c\n@@ -34,7 +34,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -62,7 +61,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -87,7 +85,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8550.c b/drivers/pinctrl/qcom/pinctrl-sm8550.c\nindex 10a62031fdfd..cc8fbf4d5e84 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8550.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8550.c\n@@ -35,7 +35,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -64,7 +63,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -89,7 +87,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8650.c b/drivers/pinctrl/qcom/pinctrl-sm8650.c\nindex e2ae03800206..ab41292e3b4e 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8650.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8650.c\n@@ -36,7 +36,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -67,7 +66,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -92,7 +90,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8750.c b/drivers/pinctrl/qcom/pinctrl-sm8750.c\nindex 6f92f176edd4..4cfe73f30fac 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8750.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8750.c\n@@ -35,7 +35,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,                        \\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,                  \\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,               \\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,               \\\n \t\t.mux_bit = 2,                                         \\\n \t\t.pull_bit = 0,                                        \\\n \t\t.drv_bit = 6,                                         \\\n@@ -65,7 +64,6 @@\n \t\t.io_reg = 0,                                         \\\n \t\t.intr_cfg_reg = 0,                                   \\\n \t\t.intr_status_reg = 0,                                \\\n-\t\t.intr_target_reg = 0,                                \\\n \t\t.mux_bit = -1,                                       \\\n \t\t.pull_bit = pull,                                    \\\n \t\t.drv_bit = drv,                                      \\\n@@ -90,7 +88,6 @@\n \t\t.io_reg = io,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\ndiff --git a/drivers/pinctrl/qcom/pinctrl-x1e80100.c b/drivers/pinctrl/qcom/pinctrl-x1e80100.c\nindex bb36f40b19fa..a9fe75fc45e5 100644\n--- a/drivers/pinctrl/qcom/pinctrl-x1e80100.c\n+++ b/drivers/pinctrl/qcom/pinctrl-x1e80100.c\n@@ -33,7 +33,6 @@\n \t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n \t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n \t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n-\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n \t\t.mux_bit = 2,\t\t\t\\\n \t\t.pull_bit = 0,\t\t\t\\\n \t\t.drv_bit = 6,\t\t\t\\\n@@ -62,7 +61,6 @@\n \t\t.io_reg = 0,\t\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = pull,\t\t\t\\\n \t\t.drv_bit = drv,\t\t\t\t\\\n@@ -87,7 +85,6 @@\n \t\t.io_reg = offset + 0x4,\t\t\t\\\n \t\t.intr_cfg_reg = 0,\t\t\t\\\n \t\t.intr_status_reg = 0,\t\t\t\\\n-\t\t.intr_target_reg = 0,\t\t\t\\\n \t\t.mux_bit = -1,\t\t\t\t\\\n \t\t.pull_bit = 3,\t\t\t\t\\\n \t\t.drv_bit = 0,\t\t\t\t\\\n",
    "prefixes": [
        "2/2"
    ]
}