Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2217064,
    "url": "http://patchwork.ozlabs.org/api/patches/2217064/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260327160132.2946114-14-yilun.xu@linux.intel.com/",
    "project": {
        "id": 28,
        "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api",
        "name": "Linux PCI development",
        "link_name": "linux-pci",
        "list_id": "linux-pci.vger.kernel.org",
        "list_email": "linux-pci@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260327160132.2946114-14-yilun.xu@linux.intel.com>",
    "list_archive_url": null,
    "date": "2026-03-27T16:01:14",
    "name": "[v2,13/31] x86/virt/tdx: Extend tdx_clflush_page() to handle compound pages",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "c46de83abf8698a66e5e9936113b1436da8a41da",
    "submitter": {
        "id": 87470,
        "url": "http://patchwork.ozlabs.org/api/people/87470/?format=api",
        "name": "Xu Yilun",
        "email": "yilun.xu@linux.intel.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260327160132.2946114-14-yilun.xu@linux.intel.com/mbox/",
    "series": [
        {
            "id": 497793,
            "url": "http://patchwork.ozlabs.org/api/series/497793/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=497793",
            "date": "2026-03-27T16:01:02",
            "name": "PCI/TSM: PCIe Link Encryption Establishment via TDX platform services",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/497793/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2217064/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2217064/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-pci+bounces-51299-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-pci@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=GV8be0Ij;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-51299-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"GV8be0Ij\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.14",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fj5qp33Jlz1xy1\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 28 Mar 2026 03:36:06 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 9CBFC31703EF\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 16:26:22 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E7C91374E41;\n\tFri, 27 Mar 2026 16:23:22 +0000 (UTC)",
            "from mgamail.intel.com (mgamail.intel.com [198.175.65.14])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id B66F1373C02;\n\tFri, 27 Mar 2026 16:23:21 +0000 (UTC)",
            "from fmviesa006.fm.intel.com ([10.60.135.146])\n  by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 27 Mar 2026 09:23:21 -0700",
            "from yilunxu-optiplex-7050.sh.intel.com ([10.239.159.165])\n  by fmviesa006.fm.intel.com with ESMTP; 27 Mar 2026 09:23:18 -0700"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774628602; cv=none;\n b=kMyAyMtmRfIS1z+Suv06Ypx5dAIm7+gAZjFUxX4Kfe/3fYhbTX3ZGNRXpiwmgJuVlyHuwHD7xFBLxzSunk+N9OoUsGBDzzHGh/8dbyIybx6EgHn+tlsgjr6yMNIZlOm/O7AXZPIPy34R9wgWaxE88ok5OE0fKvnQuM8JwOYSpTY=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774628602; c=relaxed/simple;\n\tbh=WGFPbx7sgPfDQCJrPwMdxh2FwqrprHEWOswcgWAGZe0=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version;\n b=C6Z/Eh37+S84AnYuJBDmPUN9nAui1YhKulQx74ZYMxKeHrNM+n0Bv+gXFYnXVydMW1tjHITM/R/aGf6lew3OPXaoenjbplWQqkNfVxW/f5i+n0JdsCtgCTn2Xpd/4Bg3R0KGFGhMdobQ3hLq8IeSr7Fn64hU0EBK13eeBEzTs98=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=GV8be0Ij; arc=none smtp.client-ip=198.175.65.14",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1774628601; x=1806164601;\n  h=from:to:cc:subject:date:message-id:in-reply-to:\n   references:mime-version:content-transfer-encoding;\n  bh=WGFPbx7sgPfDQCJrPwMdxh2FwqrprHEWOswcgWAGZe0=;\n  b=GV8be0IjvNWMi5nCPKo9F9Ke9VfCO2nN//gkipA/uHQlCUgNGjH6M4wd\n   vhlNRGnLcGRG7aKxXgS25ltEwEjinntWpu9mE2QfQLs66w2rPmdOBOUOJ\n   FyQxiF8CTTbqWPF8eSLJIdo/Y0MriFpq1aOtyncTGSZALVbM37Bargbwn\n   WlrV3ipwPxCPgTpfO4d9Uex+JUGTrlwDq53UdJsWidrYpWHl/Yxvu97X3\n   3m7iirmSsFm1S7Lr7NHB4EVh+zX/U+lWsnmI8agdd/6FaDZ1VzuGvWon4\n   LIjRMUXpnzG5GDd/60kFNHT/4mnLRpQGjG8RCx3adovKTmFMY/j1N/IqG\n   g==;",
        "X-CSE-ConnectionGUID": [
            "EMa/TsdSQpmLCxcYfqtmqg==",
            "J1a8EKhESLywQV8Ib29x2g=="
        ],
        "X-CSE-MsgGUID": [
            "t3PD/HiWT2KLe0pMUT2ktQ==",
            "pVo962/CTmOwIowi7PFdnw=="
        ],
        "X-IronPort-AV": [
            "E=McAfee;i=\"6800,10657,11741\"; a=\"79565575\"",
            "E=Sophos;i=\"6.23,144,1770624000\";\n   d=\"scan'208\";a=\"79565575\"",
            "E=Sophos;i=\"6.23,144,1770624000\";\n   d=\"scan'208\";a=\"220516225\""
        ],
        "X-ExtLoop1": "1",
        "From": "Xu Yilun <yilun.xu@linux.intel.com>",
        "To": "linux-coco@lists.linux.dev,\n\tlinux-pci@vger.kernel.org,\n\tdan.j.williams@intel.com,\n\tx86@kernel.org",
        "Cc": "chao.gao@intel.com,\n\tdave.jiang@intel.com,\n\tbaolu.lu@linux.intel.com,\n\tyilun.xu@linux.intel.com,\n\tyilun.xu@intel.com,\n\tzhenzhong.duan@intel.com,\n\tkvm@vger.kernel.org,\n\trick.p.edgecombe@intel.com,\n\tdave.hansen@linux.intel.com,\n\tkas@kernel.org,\n\txiaoyao.li@intel.com,\n\tvishal.l.verma@intel.com,\n\tlinux-kernel@vger.kernel.org",
        "Subject": "[PATCH v2 13/31] x86/virt/tdx: Extend tdx_clflush_page() to handle\n compound pages",
        "Date": "Sat, 28 Mar 2026 00:01:14 +0800",
        "Message-Id": "<20260327160132.2946114-14-yilun.xu@linux.intel.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20260327160132.2946114-1-yilun.xu@linux.intel.com>",
        "References": "<20260327160132.2946114-1-yilun.xu@linux.intel.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-pci@vger.kernel.org",
        "List-Id": "<linux-pci.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit"
    },
    "content": "Use page_size() to correctly flush the range that a compound page\ncovers.\n\nRecall that TDX Module requires VMM to provide IOMMU metadata known as\nIOMMU_MT, which contains some multi-order pages. Like all other\nmetadata, TDX Module will convert these multi-order pages to private so\nVMM should flush the shared cache beforehand. Extend tdx_clflush_page()\nto handle this case.\n\nThe usage of tdx_clflush_page() for IOMMU_MT will be introduced later,\nbut the change stands as a valid improvement on its own.\n\nSigned-off-by: Xu Yilun <yilun.xu@linux.intel.com>\n---\n arch/x86/virt/vmx/tdx/tdx.c | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)",
    "diff": "diff --git a/arch/x86/virt/vmx/tdx/tdx.c b/arch/x86/virt/vmx/tdx/tdx.c\nindex 0e1ad793e648..e7d47fbe7057 100644\n--- a/arch/x86/virt/vmx/tdx/tdx.c\n+++ b/arch/x86/virt/vmx/tdx/tdx.c\n@@ -1510,7 +1510,7 @@ static int init_tdmrs(struct tdmr_info_list *tdmr_list)\n  */\n static void tdx_clflush_page(struct page *page)\n {\n-\tclflush_cache_range(page_to_virt(page), PAGE_SIZE);\n+\tclflush_cache_range(page_to_virt(page), page_size(page));\n }\n \n static void tdx_clflush_page_array(struct tdx_page_array *array)\n",
    "prefixes": [
        "v2",
        "13/31"
    ]
}