Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2217055/?format=api
{ "id": 2217055, "url": "http://patchwork.ozlabs.org/api/patches/2217055/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260327160132.2946114-7-yilun.xu@linux.intel.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260327160132.2946114-7-yilun.xu@linux.intel.com>", "list_archive_url": null, "date": "2026-03-27T16:01:07", "name": "[v2,06/31] x86/virt/tdx: Read global metadata for TDX Module Extensions/Connect", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "b79040a958804a7fbd609b24f796696e46d07869", "submitter": { "id": 87470, "url": "http://patchwork.ozlabs.org/api/people/87470/?format=api", "name": "Xu Yilun", "email": "yilun.xu@linux.intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260327160132.2946114-7-yilun.xu@linux.intel.com/mbox/", "series": [ { "id": 497793, "url": "http://patchwork.ozlabs.org/api/series/497793/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=497793", "date": "2026-03-27T16:01:02", "name": "PCI/TSM: PCIe Link Encryption Establishment via TDX platform services", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497793/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2217055/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2217055/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-51292-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=XZcSikWu;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-51292-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"XZcSikWu\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.14", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fj5lS3tZnz1y1P\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 28 Mar 2026 03:32:20 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id E022B311FF88\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 16:24:13 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 3E4EB363081;\n\tFri, 27 Mar 2026 16:22:57 +0000 (UTC)", "from mgamail.intel.com (mgamail.intel.com [198.175.65.14])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id E706B3624A9;\n\tFri, 27 Mar 2026 16:22:55 +0000 (UTC)", "from fmviesa006.fm.intel.com ([10.60.135.146])\n by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 27 Mar 2026 09:22:55 -0700", "from yilunxu-optiplex-7050.sh.intel.com ([10.239.159.165])\n by fmviesa006.fm.intel.com with ESMTP; 27 Mar 2026 09:22:52 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774628577; cv=none;\n b=ToPv/fnqYjYRXB7UzDIP8RqX8px82/qgD2SsD6JbcLTIod2l7u3JMs526eO0Nr7PPMrKDVNg4Kf2D0wKTWlomC6egtg4c8LmsOC7UQm7NrBr/T8aB68IoHu6ln84bheIYUXpGcXZpnnsqoUP0BtSDZn9KMEz4I3O7oK9+wUVB1s=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774628577; c=relaxed/simple;\n\tbh=xPHgxfDyMSOxBqXoGww2xpS50SPwXH+y3hJLxy7+2vg=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version;\n b=IacB7Gvd9MiZrgzpKZmBr3Y7mzzwkK/RDAS90Z9v2uERRA7V6jwzUAoDkjekomX8jywXIWDAfSY2pESMlaA/k1gr2W4wPwMZ/DJZkHQF21zigu6XMuRLWHB85w9fCfDF+dftJkYoznIImsgQIGISnTXLM/2veCpqxYU6OwCqoJc=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=XZcSikWu; arc=none smtp.client-ip=198.175.65.14", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774628575; x=1806164575;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=xPHgxfDyMSOxBqXoGww2xpS50SPwXH+y3hJLxy7+2vg=;\n b=XZcSikWu/2mHxzT0/NPoma0AfG2+A6c7QTboa5tdvJZUxIyS4Fte0l9g\n c84V7Q6vat4hebxR8yxJQfAxff4huXn8ZW6AqS4CRVWlxyMGcuHBu5Qg4\n h/RhZ74x2sPiOrtTyTbZj2kci6rm712EplJkCUDdRQOwUfRVKZdnfmHSc\n eGgTckMnYYcXIY1c49sGJr8zZcwBHU4wxrBGMpiOC2r+1xCzw9LMeDxX+\n el+6bs5DYIPUph1MZQM10bG6dMd7z1LB50YHUSI/YJKBJl2mLJ5kX2RNA\n jen8cYtbHL5MuSckyABYdxhX7sPtd4GCMMYYqxGNj0+Cx5n4cu5UkGR3A\n A==;", "X-CSE-ConnectionGUID": [ "UZEFPanBTOyQ4EbvIT4Q6g==", "dzGbcFO8RruOGMCFpo70sQ==" ], "X-CSE-MsgGUID": [ "T13VESzaRj2fJAsqrkb2vg==", "6TkXo9ENSwqs1Qx4+FpUgg==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11741\"; a=\"79565524\"", "E=Sophos;i=\"6.23,144,1770624000\";\n d=\"scan'208\";a=\"79565524\"", "E=Sophos;i=\"6.23,144,1770624000\";\n d=\"scan'208\";a=\"220516153\"" ], "X-ExtLoop1": "1", "From": "Xu Yilun <yilun.xu@linux.intel.com>", "To": "linux-coco@lists.linux.dev,\n\tlinux-pci@vger.kernel.org,\n\tdan.j.williams@intel.com,\n\tx86@kernel.org", "Cc": "chao.gao@intel.com,\n\tdave.jiang@intel.com,\n\tbaolu.lu@linux.intel.com,\n\tyilun.xu@linux.intel.com,\n\tyilun.xu@intel.com,\n\tzhenzhong.duan@intel.com,\n\tkvm@vger.kernel.org,\n\trick.p.edgecombe@intel.com,\n\tdave.hansen@linux.intel.com,\n\tkas@kernel.org,\n\txiaoyao.li@intel.com,\n\tvishal.l.verma@intel.com,\n\tlinux-kernel@vger.kernel.org", "Subject": "[PATCH v2 06/31] x86/virt/tdx: Read global metadata for TDX Module\n Extensions/Connect", "Date": "Sat, 28 Mar 2026 00:01:07 +0800", "Message-Id": "<20260327160132.2946114-7-yilun.xu@linux.intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20260327160132.2946114-1-yilun.xu@linux.intel.com>", "References": "<20260327160132.2946114-1-yilun.xu@linux.intel.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "Add reading of the global metadata for TDX Module Extensions & TDX\nConnect. Add them in a batch as TDX Connect is currently the only user\nof TDX Module Extensions and no way to initialize TDX Module Extensions\nwithout firstly enabling TDX Connect.\n\nTDX Module Extensions & TDX Connect are optional features enumerated by\nTDX_FEATURES0. Check the TDX_FEATURES0 before reading these metadata to\navoid failing the whole TDX initialization.\n\nSigned-off-by: Xu Yilun <yilun.xu@linux.intel.com>\n---\n arch/x86/include/asm/tdx.h | 2 ++\n arch/x86/include/asm/tdx_global_metadata.h | 14 ++++++++\n arch/x86/virt/vmx/tdx/tdx_global_metadata.c | 36 +++++++++++++++++++++\n 3 files changed, 52 insertions(+)", "diff": "diff --git a/arch/x86/include/asm/tdx.h b/arch/x86/include/asm/tdx.h\nindex d5f1d7b7d1e7..d7605235aa9b 100644\n--- a/arch/x86/include/asm/tdx.h\n+++ b/arch/x86/include/asm/tdx.h\n@@ -129,7 +129,9 @@ int tdx_enable(void);\n const char *tdx_dump_mce_info(struct mce *m);\n \n /* Bit definitions of TDX_FEATURES0 metadata field */\n+#define TDX_FEATURES0_TDXCONNECT\tBIT_ULL(6)\n #define TDX_FEATURES0_NO_RBP_MOD\tBIT_ULL(18)\n+#define TDX_FEATURES0_EXT\t\tBIT_ULL(39)\n \n const struct tdx_sys_info *tdx_get_sysinfo(void);\n \ndiff --git a/arch/x86/include/asm/tdx_global_metadata.h b/arch/x86/include/asm/tdx_global_metadata.h\nindex 060a2ad744bf..e7948bca671a 100644\n--- a/arch/x86/include/asm/tdx_global_metadata.h\n+++ b/arch/x86/include/asm/tdx_global_metadata.h\n@@ -34,11 +34,25 @@ struct tdx_sys_info_td_conf {\n \tu64 cpuid_config_values[128][2];\n };\n \n+struct tdx_sys_info_ext {\n+\tu16 memory_pool_required_pages;\n+\tu8 ext_required;\n+};\n+\n+struct tdx_sys_info_connect {\n+\tu16 ide_mt_page_count;\n+\tu16 spdm_mt_page_count;\n+\tu16 iommu_mt_page_count;\n+\tu16 spdm_max_dev_info_pages;\n+};\n+\n struct tdx_sys_info {\n \tstruct tdx_sys_info_features features;\n \tstruct tdx_sys_info_tdmr tdmr;\n \tstruct tdx_sys_info_td_ctrl td_ctrl;\n \tstruct tdx_sys_info_td_conf td_conf;\n+\tstruct tdx_sys_info_ext ext;\n+\tstruct tdx_sys_info_connect connect;\n };\n \n #endif\ndiff --git a/arch/x86/virt/vmx/tdx/tdx_global_metadata.c b/arch/x86/virt/vmx/tdx/tdx_global_metadata.c\nindex 13ad2663488b..a07f1e7b18e8 100644\n--- a/arch/x86/virt/vmx/tdx/tdx_global_metadata.c\n+++ b/arch/x86/virt/vmx/tdx/tdx_global_metadata.c\n@@ -85,6 +85,36 @@ static int get_tdx_sys_info_td_conf(struct tdx_sys_info_td_conf *sysinfo_td_conf\n \treturn ret;\n }\n \n+static int get_tdx_sys_info_ext(struct tdx_sys_info_ext *sysinfo_ext)\n+{\n+\tint ret = 0;\n+\tu64 val;\n+\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3100000100000000, &val)))\n+\t\tsysinfo_ext->memory_pool_required_pages = val;\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3100000100000001, &val)))\n+\t\tsysinfo_ext->ext_required = val;\n+\n+\treturn ret;\n+}\n+\n+static int get_tdx_sys_info_connect(struct tdx_sys_info_connect *sysinfo_connect)\n+{\n+\tint ret = 0;\n+\tu64 val;\n+\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3000000100000001, &val)))\n+\t\tsysinfo_connect->ide_mt_page_count = val;\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3000000100000002, &val)))\n+\t\tsysinfo_connect->spdm_mt_page_count = val;\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3000000100000003, &val)))\n+\t\tsysinfo_connect->iommu_mt_page_count = val;\n+\tif (!ret && !(ret = read_sys_metadata_field(0x3000000100000007, &val)))\n+\t\tsysinfo_connect->spdm_max_dev_info_pages = val;\n+\n+\treturn ret;\n+}\n+\n static int get_tdx_sys_info(struct tdx_sys_info *sysinfo)\n {\n \tint ret = 0;\n@@ -94,5 +124,11 @@ static int get_tdx_sys_info(struct tdx_sys_info *sysinfo)\n \tret = ret ?: get_tdx_sys_info_td_ctrl(&sysinfo->td_ctrl);\n \tret = ret ?: get_tdx_sys_info_td_conf(&sysinfo->td_conf);\n \n+\tif (sysinfo->features.tdx_features0 & TDX_FEATURES0_EXT)\n+\t\tret = ret ?: get_tdx_sys_info_ext(&sysinfo->ext);\n+\n+\tif (sysinfo->features.tdx_features0 & TDX_FEATURES0_TDXCONNECT)\n+\t\tret = ret ?: get_tdx_sys_info_connect(&sysinfo->connect);\n+\n \treturn ret;\n }\n", "prefixes": [ "v2", "06/31" ] }