Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216541/?format=api
{ "id": 2216541, "url": "http://patchwork.ozlabs.org/api/patches/2216541/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260326-wise-gumdrop-49217723a72a@spud/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326-wise-gumdrop-49217723a72a@spud>", "list_archive_url": null, "date": "2026-03-26T17:02:34", "name": "dt-bindings: gpio: fix microchip #interrupt-cells", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "091d6cba5bd44b7d9bb43af8eefba5fc6284ac1b", "submitter": { "id": 84372, "url": "http://patchwork.ozlabs.org/api/people/84372/?format=api", "name": "Conor Dooley", "email": "conor@kernel.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260326-wise-gumdrop-49217723a72a@spud/mbox/", "series": [ { "id": 497628, "url": "http://patchwork.ozlabs.org/api/series/497628/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=497628", "date": "2026-03-26T17:02:34", "name": "dt-bindings: gpio: fix microchip #interrupt-cells", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/497628/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216541/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216541/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-34219-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=o+mF8fug;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34219-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"o+mF8fug\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhVbp1TgBz1y1x\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 04:08:38 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 1ADF430CCFA1\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 17:02:52 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AF35D4218A9;\n\tThu, 26 Mar 2026 17:02:51 +0000 (UTC)", "from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6DC3A42188F;\n\tThu, 26 Mar 2026 17:02:51 +0000 (UTC)", "by smtp.kernel.org (Postfix) with ESMTPSA id 20105C116C6;\n\tThu, 26 Mar 2026 17:02:48 +0000 (UTC)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774544571; cv=none;\n b=M5fkYDZbKTxVN/XNBTfiw9L4ghVq06tWwra9/iMZFMK1JGXg0pJWT4yC2ZLP7xtX22YMFsU4jQKVNu4GJZ17bFjIBnXmlVBIC2ZTFKnRtTtZYXXe2CTCM00REgNnOLyrQKRaeQbENd2sdDOGoU5auo2G5KK+Rb/VaNeMVnOYYt8=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774544571; c=relaxed/simple;\n\tbh=dVK9j2dBgt2rWRKVq4X+sMB8nBupf/jgz1nEm/jYh+Q=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=oLx49RUfyiCx3FEq4T/5rg4RRsxbXdyIMjNJiUX1ddiNuxQPggQ1Lv1lahFjrIH/f/LCG0y91ZCx/pstExnw7xBSYpXG4KOQBcb7ttQM03uY8I38WZeMWi+o65AVJvzAYdXWPh2ze+IvG2+Hr9QhsErzyVg07chWiUFbkuTPAoE=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=o+mF8fug; arc=none smtp.client-ip=10.30.226.201", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1774544571;\n\tbh=dVK9j2dBgt2rWRKVq4X+sMB8nBupf/jgz1nEm/jYh+Q=;\n\th=From:To:Cc:Subject:Date:From;\n\tb=o+mF8fugnCRjiIoIWOsAi+qqtDanUGAWYaaSLZ7minURwrmWLQEbfzH0IQc+4qASB\n\t 54V/N7ntiGcwLMsjMQAtDig3iJ30hvLsKqf6NjZbI6IVL5j/6NFd+lyj+m7XzMjia3\n\t R/QM4Rn5Dp944y+EUwKSKfCc5bWqCnZ/+iNLGobMdyBcqFxIxIGyLYtCKHkILlvm2o\n\t 1FdhlD45QYLHRaQux04zpmMWkljCOpj63eAWoUcPaj8yIv0sx/n/ysP5csl2G2jRYJ\n\t V6iF9qyfXndlKwUI4p+WNvTQbcdVMOwKX6SQAdUM94fD/UVONVHhg5tZCmwuP3aDX3\n\t 6qeZ+9VhBLkWA==", "From": "Conor Dooley <conor@kernel.org>", "To": "linux-gpio@vger.kernel.org", "Cc": "conor@kernel.org,\n\tJamie Gibbons <jamie.gibbons@microchip.com>,\n\tConor Dooley <conor.dooley@microchip.com>,\n\tDaire McNamara <daire.mcnamara@microchip.com>,\n\tLinus Walleij <linusw@kernel.org>,\n\tBartosz Golaszewski <brgl@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org", "Subject": "[PATCH] dt-bindings: gpio: fix microchip #interrupt-cells", "Date": "Thu, 26 Mar 2026 17:02:34 +0000", "Message-ID": "<20260326-wise-gumdrop-49217723a72a@spud>", "X-Mailer": "git-send-email 2.53.0", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=1716;\n i=conor.dooley@microchip.com; h=from:subject:message-id;\n bh=6D0hevyQa5hkS84rTtM1KHPP+BS+Br9eSGd70Vnci7k=;\n b=owGbwMvMwCVWscWwfUFT0iXG02pJDJlH01YFMTAwcQakFc1WLH6inPMse2rKviCf+gfdRts4K\n 6O2L37VUcrCIMbFICumyJJ4u69Fav0flx3OPW9h5rAygQxh4OIUgInUqjMy/NF7MLdy3brIEw3c\n 1ubSotnTH+877tjgkDVj6i+tw9NzfjL8FeDe88X3XeoNEaPlZ9rvnHijeDjFzVnDiq3p+4+y30q\n RbAA=", "X-Developer-Key": "i=conor.dooley@microchip.com; a=openpgp;\n fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C", "Content-Transfer-Encoding": "8bit" }, "content": "From: Jamie Gibbons <jamie.gibbons@microchip.com>\n\nThe GPIO controller on PolarFire SoC supports more than one type of\ninterrupt and needs two interrupt cells.\n\nFixes: 735806d8a68e9 (\"dt-bindings: gpio: add bindings for microchip mpfs gpio\")\nSigned-off-by: Jamie Gibbons <jamie.gibbons@microchip.com>\nSigned-off-by: Conor Dooley <conor.dooley@microchip.com>\n---\nThis has been downstream for ages, only noticed it was missing recently\nwhen trying to add consumers.\nCC: Conor Dooley <conor.dooley@microchip.com>\nCC: Daire McNamara <daire.mcnamara@microchip.com>\nCC: Linus Walleij <linusw@kernel.org>\nCC: Bartosz Golaszewski <brgl@kernel.org>\nCC: Rob Herring <robh@kernel.org>\nCC: Krzysztof Kozlowski <krzk+dt@kernel.org>\nCC: linux-gpio@vger.kernel.org\nCC: devicetree@vger.kernel.org\nCC: linux-kernel@vger.kernel.org\n---\n .../devicetree/bindings/gpio/microchip,mpfs-gpio.yaml | 4 ++--\n 1 file changed, 2 insertions(+), 2 deletions(-)", "diff": "diff --git a/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml\nindex 184432d24ea18..f42c54653d521 100644\n--- a/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml\n+++ b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml\n@@ -37,7 +37,7 @@ properties:\n const: 2\n \n \"#interrupt-cells\":\n- const: 1\n+ const: 2\n \n ngpios:\n description:\n@@ -86,7 +86,7 @@ examples:\n gpio-controller;\n #gpio-cells = <2>;\n interrupt-controller;\n- #interrupt-cells = <1>;\n+ #interrupt-cells = <2>;\n interrupts = <53>, <53>, <53>, <53>,\n <53>, <53>, <53>, <53>,\n <53>, <53>, <53>, <53>,\n", "prefixes": [] }