Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216522/?format=api
{ "id": 2216522, "url": "http://patchwork.ozlabs.org/api/patches/2216522/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260326162832.3135857-5-grzegorz.nitka@intel.com/", "project": { "id": 46, "url": "http://patchwork.ozlabs.org/api/projects/46/?format=api", "name": "Intel Wired Ethernet development", "link_name": "intel-wired-lan", "list_id": "intel-wired-lan.osuosl.org", "list_email": "intel-wired-lan@osuosl.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326162832.3135857-5-grzegorz.nitka@intel.com>", "list_archive_url": null, "date": "2026-03-26T16:28:28", "name": "[v4,net-next,4/8] dpll: zl3073x: allow SyncE_Ref pin state change", "commit_ref": null, "pull_url": null, "state": "handled-elsewhere", "archived": false, "hash": "0dc218aa8874f49af9157efb0ac457b1f2a228d9", "submitter": { "id": 82711, "url": "http://patchwork.ozlabs.org/api/people/82711/?format=api", "name": "Nitka, Grzegorz", "email": "grzegorz.nitka@intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260326162832.3135857-5-grzegorz.nitka@intel.com/mbox/", "series": [ { "id": 497620, "url": "http://patchwork.ozlabs.org/api/series/497620/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=497620", "date": "2026-03-26T16:28:24", "name": "dpll/ice: Add TXC DPLL type and full TX reference clock control for E825", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497620/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216522/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216522/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<intel-wired-lan-bounces@osuosl.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Delivered-To": [ "patchwork-incoming@legolas.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=osuosl.org header.i=@osuosl.org header.a=rsa-sha256\n header.s=default header.b=pghaKQyQ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=osuosl.org\n (client-ip=2605:bc80:3010::138; helo=smtp1.osuosl.org;\n envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from smtp1.osuosl.org (smtp1.osuosl.org [IPv6:2605:bc80:3010::138])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhTpj5Sr3z1yGD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 03:33:01 +1100 (AEDT)", "from localhost (localhost [127.0.0.1])\n\tby smtp1.osuosl.org (Postfix) with ESMTP id 69E0C8129B;\n\tThu, 26 Mar 2026 16:33:00 +0000 (UTC)", "from smtp1.osuosl.org ([127.0.0.1])\n by localhost (smtp1.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id ftKo01WA_Ieh; Thu, 26 Mar 2026 16:32:58 +0000 (UTC)", "from lists1.osuosl.org (lists1.osuosl.org [140.211.166.142])\n\tby smtp1.osuosl.org (Postfix) with ESMTP id 377EC81241;\n\tThu, 26 Mar 2026 16:32:58 +0000 (UTC)", "from smtp2.osuosl.org (smtp2.osuosl.org [IPv6:2605:bc80:3010::133])\n by lists1.osuosl.org (Postfix) with ESMTP id B0B381D3\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:56 +0000 (UTC)", "from localhost (localhost [127.0.0.1])\n by smtp2.osuosl.org (Postfix) with ESMTP id 97187400A7\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:56 +0000 (UTC)", "from smtp2.osuosl.org ([127.0.0.1])\n by localhost (smtp2.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id 6roMXVY2xd9z for <intel-wired-lan@lists.osuosl.org>;\n Thu, 26 Mar 2026 16:32:55 +0000 (UTC)", "from mgamail.intel.com (mgamail.intel.com [192.198.163.19])\n by smtp2.osuosl.org (Postfix) with ESMTPS id A8D5840073\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:55 +0000 (UTC)", "from orviesa007.jf.intel.com ([10.64.159.147])\n by fmvoesa113.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 26 Mar 2026 09:32:55 -0700", "from gklab-003-001.igk.intel.com ([10.91.173.48])\n by orviesa007.jf.intel.com with ESMTP; 26 Mar 2026 09:32:51 -0700" ], "X-Virus-Scanned": [ "amavis at osuosl.org", "amavis at osuosl.org" ], "X-Comment": "SPF check N/A for local connections - client-ip=140.211.166.142;\n helo=lists1.osuosl.org; envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=<UNKNOWN> ", "DKIM-Filter": [ "OpenDKIM Filter v2.11.0 smtp1.osuosl.org 377EC81241", "OpenDKIM Filter v2.11.0 smtp2.osuosl.org A8D5840073" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=osuosl.org;\n\ts=default; t=1774542778;\n\tbh=CAvoYLvW68d1U+cPGr7Po8BAjlhkgT7fcwSzz+LnFBM=;\n\th=From:To:Date:In-Reply-To:References:Subject:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t Cc:From;\n\tb=pghaKQyQ3PAuW3m/SxWVfkP6sZaJeWxquuRSnKeqJJVzmjUZDjPjdyLnGogx+2Ete\n\t pRTCdS+puxoJeOGB7RBt750dc0x+eAr5EgbqZO1lqsjOQCG4aYIlTNhGywUtxJE/VW\n\t CgsYw0ghRoxo5de24xrEoRFG2jBXhL3T8JNMQRM+slogpv3GzY7XKBfWtDabAK9eJl\n\t 41aBFiT5vrn3DtCe4rAGzuei+pxSubpgmGMYOY8nbQlciUb0nCGTs1OoAYC6ZwkPT3\n\t oZJs37+s8kmD+YdtOOCmifgEk0D3Z+CoPQe4+bHcbBYMynwj8106VzeN5b05bnzwPY\n\t KYRwinqMcgVIg==", "Received-SPF": "Pass (mailfrom) identity=mailfrom; client-ip=192.198.163.19;\n helo=mgamail.intel.com; envelope-from=grzegorz.nitka@intel.com;\n receiver=<UNKNOWN>", "DMARC-Filter": "OpenDMARC Filter v1.4.2 smtp2.osuosl.org A8D5840073", "X-CSE-ConnectionGUID": [ "DD9fhda4Rf6mTOXzjd5+jQ==", "4ypneq9KQxuydLG5tMkNjw==" ], "X-CSE-MsgGUID": [ "cQIIPwfbTGSTQi1WSfrrRg==", "B7XIhe7VT9u1M3sKGU9d+Q==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11741\"; a=\"74636664\"", "E=Sophos;i=\"6.23,142,1770624000\"; d=\"scan'208\";a=\"74636664\"", "E=Sophos;i=\"6.23,142,1770624000\"; d=\"scan'208\";a=\"225311062\"" ], "X-ExtLoop1": "1", "From": "Grzegorz Nitka <grzegorz.nitka@intel.com>", "To": "netdev@vger.kernel.org", "Date": "Thu, 26 Mar 2026 17:28:28 +0100", "Message-Id": "<20260326162832.3135857-5-grzegorz.nitka@intel.com>", "X-Mailer": "git-send-email 2.39.3", "In-Reply-To": "<20260326162832.3135857-1-grzegorz.nitka@intel.com>", "References": "<20260326162832.3135857-1-grzegorz.nitka@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Mailman-Original-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774542775; x=1806078775;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=Izbqb6M5jnyKGkCx6C0FAG3R4OV2Dm01nNdm0f5hBzY=;\n b=eP3og8skrtshbDP1KtRnKd9kLPX1E7LQhMJQZXLugXC/W65+mMTAr2EX\n 95KNeHlOYawtl7xwo9YpKSfOGbNJj5uWdesmSS3cKgFouw8HsrBtxjrVv\n UgYuJ/H+13Rf9P04M1M1h6ZXzZHmBpVrjsSBttN3ONhHDxDlF4pNsJfvt\n gcOqxv2mrk2MDXpQ0t8CKVTf7w1giV7EsgRusTs/uXv1bUF70K4rOSYx5\n ODyYnDJ1d2fDGMnU2Jb72NDlLzY3UQAbTbtEPjo/z3ExCVLkMJpiDVDSZ\n aDPakwjZP7avXXJi2iVT6lXghXRIIauGm3pojRo345wUu2EYPtRTTGVp0\n A==;", "X-Mailman-Original-Authentication-Results": [ "smtp2.osuosl.org;\n dmarc=pass (p=none dis=none)\n header.from=intel.com", "smtp2.osuosl.org;\n dkim=pass (2048-bit key,\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=eP3og8sk" ], "Subject": "[Intel-wired-lan] [PATCH v4 net-next 4/8] dpll: zl3073x: allow\n SyncE_Ref pin state change", "X-BeenThere": "intel-wired-lan@osuosl.org", "X-Mailman-Version": "2.1.30", "Precedence": "list", "List-Id": "Intel Wired Ethernet Linux Kernel Driver Development\n <intel-wired-lan.osuosl.org>", "List-Unsubscribe": "<https://lists.osuosl.org/mailman/options/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>", "List-Archive": "<http://lists.osuosl.org/pipermail/intel-wired-lan/>", "List-Post": "<mailto:intel-wired-lan@osuosl.org>", "List-Help": "<mailto:intel-wired-lan-request@osuosl.org?subject=help>", "List-Subscribe": "<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>", "Cc": "ivecera@redhat.com, vadim.fedorenko@linux.dev, kuba@kernel.org,\n jiri@resnulli.us, edumazet@google.com, przemyslaw.kitszel@intel.com,\n richardcochran@gmail.com, donald.hunter@gmail.com,\n linux-kernel@vger.kernel.org, arkadiusz.kubalewski@intel.com,\n Aleksandr Loktionov <aleksandr.loktionov@intel.com>, andrew+netdev@lunn.ch,\n intel-wired-lan@lists.osuosl.org, horms@kernel.org,\n Prathosh.Satish@microchip.com, anthony.l.nguyen@intel.com, pabeni@redhat.com,\n davem@davemloft.net", "Errors-To": "intel-wired-lan-bounces@osuosl.org", "Sender": "\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>" }, "content": "The SyncE_Ref pin may operate as either an active or inactive reference\ndepending on board design and system configuration. Some platforms need\nto disable the SyncE reference dynamically (e.g., when selecting a\ndifferent recovered clock input). The hardware supports toggling this\npin, therefore advertise the STATE_CAN_CHANGE capability.\n\nReviewed-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>\nReviewed-by: Aleksandr Loktionov <aleksandr.loktionov@intel.com>\nSigned-off-by: Grzegorz Nitka <grzegorz.nitka@intel.com>\n---\n drivers/dpll/zl3073x/prop.c | 9 +++++++++\n 1 file changed, 9 insertions(+)", "diff": "diff --git a/drivers/dpll/zl3073x/prop.c b/drivers/dpll/zl3073x/prop.c\nindex ac9d41d0f978..acd7061a741a 100644\n--- a/drivers/dpll/zl3073x/prop.c\n+++ b/drivers/dpll/zl3073x/prop.c\n@@ -215,6 +215,15 @@ struct zl3073x_pin_props *zl3073x_pin_props_get(struct zl3073x_dev *zldev,\n \n \t\tprops->dpll_props.type = DPLL_PIN_TYPE_GNSS;\n \n+\t /*\n+\t\t* The SyncE_Ref pin supports enabling/disabling dynamically.\n+\t\t* Some platforms may choose to expose this through firmware\n+\t\t* configuration later. For now, advertise this capability\n+\t\t* universally since the hardware allows state toggling.\n+\t\t*/\n+\t\tprops->dpll_props.capabilities |=\n+\t\t\tDPLL_PIN_CAPABILITIES_STATE_CAN_CHANGE;\n+\n \t\t/* The output pin phase adjustment granularity equals half of\n \t\t * the synth frequency count.\n \t\t */\n", "prefixes": [ "v4", "net-next", "4/8" ] }