Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216520/?format=api
{ "id": 2216520, "url": "http://patchwork.ozlabs.org/api/patches/2216520/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260326162832.3135857-3-grzegorz.nitka@intel.com/", "project": { "id": 46, "url": "http://patchwork.ozlabs.org/api/projects/46/?format=api", "name": "Intel Wired Ethernet development", "link_name": "intel-wired-lan", "list_id": "intel-wired-lan.osuosl.org", "list_email": "intel-wired-lan@osuosl.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326162832.3135857-3-grzegorz.nitka@intel.com>", "list_archive_url": null, "date": "2026-03-26T16:28:26", "name": "[v4,net-next,2/8] dpll: allow registering FW-identified pin with a different DPLL", "commit_ref": null, "pull_url": null, "state": "handled-elsewhere", "archived": false, "hash": "ccb4649b3fd3608dfba7bf38c03d13ac5b128f01", "submitter": { "id": 82711, "url": "http://patchwork.ozlabs.org/api/people/82711/?format=api", "name": "Nitka, Grzegorz", "email": "grzegorz.nitka@intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260326162832.3135857-3-grzegorz.nitka@intel.com/mbox/", "series": [ { "id": 497620, "url": "http://patchwork.ozlabs.org/api/series/497620/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=497620", "date": "2026-03-26T16:28:24", "name": "dpll/ice: Add TXC DPLL type and full TX reference clock control for E825", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497620/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216520/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216520/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<intel-wired-lan-bounces@osuosl.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Delivered-To": [ "patchwork-incoming@legolas.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=osuosl.org header.i=@osuosl.org header.a=rsa-sha256\n header.s=default header.b=pMGjHKCH;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=osuosl.org\n (client-ip=140.211.166.136; helo=smtp3.osuosl.org;\n envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from smtp3.osuosl.org (smtp3.osuosl.org [140.211.166.136])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhTpN0V2jz1yGD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 27 Mar 2026 03:32:44 +1100 (AEDT)", "from localhost (localhost [127.0.0.1])\n\tby smtp3.osuosl.org (Postfix) with ESMTP id 9364B60AD9;\n\tThu, 26 Mar 2026 16:32:41 +0000 (UTC)", "from smtp3.osuosl.org ([127.0.0.1])\n by localhost (smtp3.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id zpiDpvUSPOh3; Thu, 26 Mar 2026 16:32:39 +0000 (UTC)", "from lists1.osuosl.org (lists1.osuosl.org [140.211.166.142])\n\tby smtp3.osuosl.org (Postfix) with ESMTP id 5F16760AD3;\n\tThu, 26 Mar 2026 16:32:39 +0000 (UTC)", "from smtp1.osuosl.org (smtp1.osuosl.org [IPv6:2605:bc80:3010::138])\n by lists1.osuosl.org (Postfix) with ESMTP id C697EF5\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:38 +0000 (UTC)", "from localhost (localhost [127.0.0.1])\n by smtp1.osuosl.org (Postfix) with ESMTP id B86BA8120E\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:38 +0000 (UTC)", "from smtp1.osuosl.org ([127.0.0.1])\n by localhost (smtp1.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id Q-X3DhQqTi2N for <intel-wired-lan@lists.osuosl.org>;\n Thu, 26 Mar 2026 16:32:37 +0000 (UTC)", "from mgamail.intel.com (mgamail.intel.com [192.198.163.19])\n by smtp1.osuosl.org (Postfix) with ESMTPS id 544D480BFF\n for <intel-wired-lan@lists.osuosl.org>; Thu, 26 Mar 2026 16:32:36 +0000 (UTC)", "from orviesa007.jf.intel.com ([10.64.159.147])\n by fmvoesa113.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 26 Mar 2026 09:32:35 -0700", "from gklab-003-001.igk.intel.com ([10.91.173.48])\n by orviesa007.jf.intel.com with ESMTP; 26 Mar 2026 09:32:30 -0700" ], "X-Virus-Scanned": [ "amavis at osuosl.org", "amavis at osuosl.org" ], "X-Comment": "SPF check N/A for local connections - client-ip=140.211.166.142;\n helo=lists1.osuosl.org; envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=<UNKNOWN> ", "DKIM-Filter": [ "OpenDKIM Filter v2.11.0 smtp3.osuosl.org 5F16760AD3", "OpenDKIM Filter v2.11.0 smtp1.osuosl.org 544D480BFF" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=osuosl.org;\n\ts=default; t=1774542759;\n\tbh=uZKBkY+k6IRYFaAh0rxhYL9UCBLdycst07sHfPe6v6w=;\n\th=From:To:Date:In-Reply-To:References:Subject:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t Cc:From;\n\tb=pMGjHKCHxPsi9ucLqe92mgmwE9yoO+izIz1++fGg9oueM7tzLz3DgyGJ0OLiTeWtd\n\t DPA9mYfqOGc179CXrVpbRFoyawEpY5KeJkeq6c7GCdBm/I7tQmhPO0n8kojxfMItms\n\t P7N6ExTdvaMUWYWECDh9ah0qMi9QP5IHlUN8hpoQAg/M7vtCnRF1pp57ZrZlwaaXHG\n\t iJKhNrtC2HQQfosdxsOQE65I4VY/H0fBslyWn7qBnkRzvaJby6wUt9f3kC6QE0B3jb\n\t PpirUNaIXAL3cIhYIxaa289ugF7lKLd7eBT23BqsyYcKYN7L2oziYuSHaFkyXdfNd/\n\t bwdM44xIGrhkw==", "Received-SPF": "Pass (mailfrom) identity=mailfrom; client-ip=192.198.163.19;\n helo=mgamail.intel.com; envelope-from=grzegorz.nitka@intel.com;\n receiver=<UNKNOWN>", "DMARC-Filter": "OpenDMARC Filter v1.4.2 smtp1.osuosl.org 544D480BFF", "X-CSE-ConnectionGUID": [ "FfnjUu9cTdypW3XNTe2uwg==", "foKnV65nRIu3ObJ2/MVYhQ==" ], "X-CSE-MsgGUID": [ "H3mphdWcRDybQ3txt+aB9w==", "WidJjEn2TjqhHZjQQX+ElA==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11741\"; a=\"74636612\"", "E=Sophos;i=\"6.23,142,1770624000\"; d=\"scan'208\";a=\"74636612\"", "E=Sophos;i=\"6.23,142,1770624000\"; d=\"scan'208\";a=\"225310908\"" ], "X-ExtLoop1": "1", "From": "Grzegorz Nitka <grzegorz.nitka@intel.com>", "To": "netdev@vger.kernel.org", "Date": "Thu, 26 Mar 2026 17:28:26 +0100", "Message-Id": "<20260326162832.3135857-3-grzegorz.nitka@intel.com>", "X-Mailer": "git-send-email 2.39.3", "In-Reply-To": "<20260326162832.3135857-1-grzegorz.nitka@intel.com>", "References": "<20260326162832.3135857-1-grzegorz.nitka@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Mailman-Original-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774542757; x=1806078757;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=mGVGmB9xUUY2QySpvbbDhKQd8FqE0QgLo4M6A/it0eo=;\n b=BHyC0L0brzRuoZDOd2+ICUkst4Lj0oGSkY94nrl5Fow6l11908APtb4t\n 12LwxqGmBFS3E8RRQhKYmRU1xvVy3d9fjfFsxgL+e/V26+6XL5s/vg3eP\n FJg3VMyebVM/SWiaeryPiXecxffP3m13tK4lRaQQLid3rZfHzchQQgRod\n DpvZzZgGV9Hup2HQnJ8JTnYlKAoFfdXPKzXzmWjoiRjOglTAQP5MYt6tu\n Kct0SvsUORk/Z3OSvI8gINRSaoxeAK0nLtsz1FZaD/Xec/buX97KVQtSL\n 7cXszxKMvHHrULj9zOmmxno/PQA36RM+9QnyDc9VGjFbwJ2/1iecMb33U\n Q==;", "X-Mailman-Original-Authentication-Results": [ "smtp1.osuosl.org;\n dmarc=pass (p=none dis=none)\n header.from=intel.com", "smtp1.osuosl.org;\n dkim=pass (2048-bit key,\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=BHyC0L0b" ], "Subject": "[Intel-wired-lan] [PATCH v4 net-next 2/8] dpll: allow registering\n FW-identified pin with a different DPLL", "X-BeenThere": "intel-wired-lan@osuosl.org", "X-Mailman-Version": "2.1.30", "Precedence": "list", "List-Id": "Intel Wired Ethernet Linux Kernel Driver Development\n <intel-wired-lan.osuosl.org>", "List-Unsubscribe": "<https://lists.osuosl.org/mailman/options/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>", "List-Archive": "<http://lists.osuosl.org/pipermail/intel-wired-lan/>", "List-Post": "<mailto:intel-wired-lan@osuosl.org>", "List-Help": "<mailto:intel-wired-lan-request@osuosl.org?subject=help>", "List-Subscribe": "<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>", "Cc": "ivecera@redhat.com, vadim.fedorenko@linux.dev, kuba@kernel.org,\n jiri@resnulli.us, edumazet@google.com, przemyslaw.kitszel@intel.com,\n richardcochran@gmail.com, donald.hunter@gmail.com,\n linux-kernel@vger.kernel.org, arkadiusz.kubalewski@intel.com,\n Aleksandr Loktionov <aleksandr.loktionov@intel.com>, andrew+netdev@lunn.ch,\n intel-wired-lan@lists.osuosl.org, horms@kernel.org,\n Prathosh.Satish@microchip.com, anthony.l.nguyen@intel.com, pabeni@redhat.com,\n davem@davemloft.net, Jiri Pirko <jiri@nvidia.com>", "Errors-To": "intel-wired-lan-bounces@osuosl.org", "Sender": "\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>" }, "content": "Relax the (module, clock_id) equality requirement when registering a\npin identified by firmware (pin->fwnode). Some platforms associate a\nFW-described pin with a DPLL instance that differs from the pin's\n(module, clock_id) tuple. For such pins, permit registration without\nrequiring the strict match. Non-FW pins still require equality.\n\nReviewed-by: Jiri Pirko <jiri@nvidia.com>\nReviewed-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>\nReviewed-by: Aleksandr Loktionov <aleksandr.loktionov@intel.com>\nSigned-off-by: Grzegorz Nitka <grzegorz.nitka@intel.com>\n---\n drivers/dpll/dpll_core.c | 18 ++++++++++++++----\n 1 file changed, 14 insertions(+), 4 deletions(-)", "diff": "diff --git a/drivers/dpll/dpll_core.c b/drivers/dpll/dpll_core.c\nindex 3f54754cdec4..55ad03977d6d 100644\n--- a/drivers/dpll/dpll_core.c\n+++ b/drivers/dpll/dpll_core.c\n@@ -880,11 +880,21 @@ dpll_pin_register(struct dpll_device *dpll, struct dpll_pin *pin,\n \t\treturn -EINVAL;\n \n \tmutex_lock(&dpll_lock);\n-\tif (WARN_ON(!(dpll->module == pin->module &&\n-\t\t dpll->clock_id == pin->clock_id)))\n+\n+\t/*\n+\t * For pins identified via firmware (pin->fwnode), allow registration\n+\t * even if the pin's (module, clock_id) differs from the target DPLL.\n+\t * For non-fwnode pins, require a strict (module, clock_id) match.\n+\t */\n+\tif (!pin->fwnode &&\n+\t WARN_ON_ONCE(dpll->module != pin->module ||\n+\t\t\t dpll->clock_id != pin->clock_id)) {\n \t\tret = -EINVAL;\n-\telse\n-\t\tret = __dpll_pin_register(dpll, pin, ops, priv, NULL);\n+\t\tgoto out_unlock;\n+\t}\n+\n+\tret = __dpll_pin_register(dpll, pin, ops, priv, NULL);\n+out_unlock:\n \tmutex_unlock(&dpll_lock);\n \n \treturn ret;\n", "prefixes": [ "v4", "net-next", "2/8" ] }