Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216392/?format=api
{ "id": 2216392, "url": "http://patchwork.ozlabs.org/api/patches/2216392/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-11-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326110948.68908-11-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-26T11:09:47", "name": "[v4,10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add iommu-map", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bc527921626356d34f46b75c6914b52296f8f92c", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-11-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 497568, "url": "http://patchwork.ozlabs.org/api/series/497568/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497568", "date": "2026-03-26T11:09:37", "name": "Add GPCDMA support in Tegra264", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497568/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216392/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216392/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13293-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=GqaIJq95;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13293-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"GqaIJq95\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.41", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhLys0cJzz1y1x\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 22:24:37 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 6ABA3309D8F5\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 11:11:48 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 17EC93E4C9B;\n\tThu, 26 Mar 2026 11:11:48 +0000 (UTC)", "from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010041.outbound.protection.outlook.com [52.101.46.41])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BA4763CF664;\n\tThu, 26 Mar 2026 11:11:46 +0000 (UTC)", "from PH7P221CA0075.NAMP221.PROD.OUTLOOK.COM (2603:10b6:510:328::26)\n by DS7PR12MB5885.namprd12.prod.outlook.com (2603:10b6:8:78::22) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.8; Thu, 26 Mar\n 2026 11:11:42 +0000", "from SN1PEPF000397B5.namprd05.prod.outlook.com\n (2603:10b6:510:328:cafe::e) by PH7P221CA0075.outlook.office365.com\n (2603:10b6:510:328::26) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.32 via Frontend Transport; Thu,\n 26 Mar 2026 11:11:42 +0000", "from mail.nvidia.com (216.228.118.233) by\n SN1PEPF000397B5.mail.protection.outlook.com (10.167.248.59) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Thu, 26 Mar 2026 11:11:42 +0000", "from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Mar\n 2026 04:11:35 -0700", "from drhqmail201.nvidia.com (10.126.190.180) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Thu, 26 Mar 2026 04:11:34 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.180) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Thu, 26 Mar 2026 04:11:31 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774523507; cv=fail;\n b=rVwXkGShesrMfk47DMUfUsJd9DRy/qY95gU+vQ+3W6jXlkXOFUhXJo2CMXpkZui2EjU8RujEMKLfyG+I9L5P8+P16Jc5iaIezMlIqpceuPyx21gfDNCEsv6rTU2CO+uqtAZxzpmgVmhIn9SGOSVWbKPxNSyBL++V3EcwFqvUOwc=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=lI8s9X/5uVm9l8gMmTW3fn9Eiz+FAA/yYSeYraRcFktSMbosGvXtHnrHslquCg85j8ZfM4wKV99DcDbC5QUIfWkWRYJDsu9oDvIKISy07MEdBjioI86OAUY59RZVJDHHPOVpDOk4SXBy+jAJrNC23G3dXreRioj4wl7j/FNf+V3ZXWbVq++PN3y2NddWm/8m71Gy7HZCub/+ayop2n6aMNBV3gP1wMmX6P232YoGGcBGD+ZOcjmUsXovLPMrtZ4kK/4C1CLmrh4mXN1fDcM7J2u6lHulnMkdtqi/E2Scs87tMEVjI9NIESqKA6/pdP4I3eZe3mM34gRpSqvaGiBvfQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774523507; c=relaxed/simple;\n\tbh=S1s9eEL+e6ZhFAmNEYpv65ZovJCBkkZwzR7yhlLIEow=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=OnFRWagsNORiCpJuHtQjCvJtL3OOKQ3twjoFXi9XzyGulFtBExa0HPhapFQRU9NMxrB1ujfzXUqubUCKfPir9fSVM3yiaKp5INshR9neoaa/hXOE/A+3MygvGF0q22hlT9z45SF5YaumQRtMPB6EPlsYK4f0s+dANP5SLIcQNhc=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=Iaz8IQ+A9ZdkSCAGlYy0xFCYBDENWmZ90yz5QZa0pcUTaGfog9WBGkhJUapT0OkgPFZqvw8zpN835zW2oaQ6uQbQZCOf/H3Jx/c9LMWUXhrpndHsp5YWi44nDZmv4MfupEAU/a1uxvjvngoQoHu+9HYWw+tbUNdv9c8F4vRUP8qclvovqBKfW2SZhYKzrf6mmd5plhbuklaawBlmCFh/wD9BSHrL7Pa2fwwCTwGGuY1fbyToyuUlZUyf3xX0dfUUCADTmxuAn8NIOyvpKqDylX36e1YKZwCRX2q/xxs/ehuN0GJ1I8hEZG/QMdrn4yAAFsOe2Zk5wb7Jy2RcM6TboQ==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=GqaIJq95; arc=fail smtp.client-ip=52.101.46.41", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=;\n b=GqaIJq95GW7cHTpcJYUN3q2VIfcLjCkA0LDm6uIr8mmH15kGw3I97jXZZs7SxmeEV1Ja3AzBsFMkTMoIRtWDcuTzJge1+GMYk16lAVK5iGaguEjsea/8jPZaSz7l2sQ4dVH4nTgSTbLFXz/CTgvrtn+S15BNBErqd5vKtPzLaqYnQePW7YMUhZrKrWqRl125fz1PjvdFJy8exA2bLVRClfGbTT5Tc3yIy2PBUz+A4Pjs8gWuczpys7jQFbYpI+cuuPdFoc3+TT5AZXs4zSt4G0EWFDYePA+tWepzVX7mkZ4UeViZDIZZojhozcebJpaGnQDtKcLXhN44oY2LHW4mFw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>", "Subject": "[PATCH v4 10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add\n iommu-map", "Date": "Thu, 26 Mar 2026 16:39:47 +0530", "Message-ID": "<20260326110948.68908-11-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "References": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SN1PEPF000397B5:EE_|DS7PR12MB5885:EE_", "X-MS-Office365-Filtering-Correlation-Id": "40b119f2-01b3-4a39-da31-08de8b2875ce", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|1800799024|36860700016|7416014|376014|921020|18002099003|22082099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\t3BQmY7MP6G2K1tp3dK9/p7wvTzxz+Wx1Tp7ySqOa13jzL31QQDP6Y2nlUzkcgg9eBLyaLky7CD7UOy9rfGj7bCPOm4KmOYOo2tmuHaUPZqJNrj3TsQXdhe/S9DN0BsxKp5b3Flz2mtjb1fsG7zne4BHYr03pXcOETWVBr9z9JELubh5TzusvpuIJPD7MjCVxAfdJaOwoZXOXnFk2hu42WFK6ws8c3Cs9/ZS4yFGvJGiAJ1WFirG+bpsNfI5WTo2Kk+o80J7dL4TT4hqxttVoZWCXH/biXTz99hAy1txnPGgw3sD2qs4uDLPeOAkzyqNCynQZ6+yxG6DdPLcaUp6et2uf4nuW+hMYg+TVmYDWBKlBKZGm4KrSSNv0uNTvG+30mn4YFKT5eWt1jS+fKLMZz4gANJMvZVQTBiad7+FBwxFGy+bDfNRVu52VyoMZi+d10ttLUsm+S091OG14oX+6Q4Gx6YwKXNiwvYuduqvHJ9dNVKTIBa94S1cGH0lfUi4wroa+1DCcXgj3TTRWpAABb7kMHBQA6vOC16yjNOhKAQGE38Ir3VNhbP1maUNxryjBU3OZPhwVgOG0+nWu7y5cRTEFp4oNR+nAzaWXgNRU+2f3Yhh7vDFrwmaSqE9GoaPPEaS55qOgV+Wx/OT6SKStXR0+HbCP3GvGwrXkoRw6VJmDvYLQANtbGQAJUBIQT8K0EVnd3OZvLu8RIf97u5mRrgXI3YaTYS59UU5f7yYLcLMJh1zxmy+H7MhLUK5+2JBphG8m0B7fV16mOhCSxTv0exlk2L+q9rxBjIhE502456D8D2oRo7tilpDikvAPo3Q4", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700016)(7416014)(376014)(921020)(18002099003)(22082099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tl5FIqbwuIYt3r4fvC9oEsRJx9/g5LpEsqqqaEUrkD/ztw/Nb/VknNffaUdro6dM++2L40UN5J2ZkZHj9UlUWu7vTMbVFtE4sQKSmrbTH1J8DgxR79Qg8Jlg+gWvby1JGeRIvKFPgVS5cSbIzm8q5U18BljHzzpvNixozQUGTxdLUDz+GbUWOmRSmrPKeKEICOCVFjlS2kP2sLRQag57dSl6aam+XQxNhapwvbaSq2uWVmAYbxXwBj1mTMk5j31aqM6roj3dpRfsgtzey7K3QQuh5gDKghkO1gWTHTcL5rDUBDUEgBrIvkSNoEELHj6re+dpRUk+tOYQLZ8fhiaulu/pXCIdpNIppffmShjbKO9abxbqkjCsth67FW6HOSwWXPHO+U8bM8RNHlZ7/y82hjKtxRUNOzmKVYXeCd9n+nSqnQitpw55z2uXxxl064KDt", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "26 Mar 2026 11:11:42.3186\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 40b119f2-01b3-4a39-da31-08de8b2875ce", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSN1PEPF000397B5.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS7PR12MB5885" }, "content": "Enable GPCDMA in Tegra264 and add the iommu-map property so that each\nchannel uses a separate stream ID and gets its own IOMMU domain for\nmemory.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\n---\n arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi | 4 ++++\n arch/arm64/boot/dts/nvidia/tegra264.dtsi | 1 +\n 2 files changed, 5 insertions(+)", "diff": "diff --git a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\nindex 7e2c3e66c2ab..58cd81bc33d7 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n@@ -9,6 +9,10 @@ aliases {\n \t};\n \n \tbus@0 {\n+\t\tdma-controller@8400000 {\n+\t\t\tstatus = \"okay\";\n+\t\t};\n+\n \t\tserial@c4e0000 {\n \t\t\tstatus = \"okay\";\n \t\t};\ndiff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\nindex af077420d7d9..b2f20d4b567a 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n@@ -3244,6 +3244,7 @@ gpcdma: dma-controller@8400000 {\n \t\t\t\t <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;\n \t\t\t#dma-cells = <1>;\n \t\t\tiommus = <&smmu1 0x00000800>;\n+\t\t\tiommu-map = <1 &smmu1 0x801 31>;\n \t\t\tdma-coherent;\n \t\t\tdma-channel-mask = <0xfffffffe>;\n \t\t\tstatus = \"disabled\";\n", "prefixes": [ "v4", "10/10" ] }