Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216384/?format=api
{ "id": 2216384, "url": "http://patchwork.ozlabs.org/api/patches/2216384/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-10-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326110948.68908-10-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-26T11:09:46", "name": "[v4,09/10] dmaengine: tegra: Add Tegra264 support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d28559497444a2956dba94a6a13dc3be674f913b", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-10-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 497568, "url": "http://patchwork.ozlabs.org/api/series/497568/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497568", "date": "2026-03-26T11:09:37", "name": "Add GPCDMA support in Tegra264", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497568/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216384/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216384/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13291-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=k+MsYTac;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13291-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"k+MsYTac\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.2", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhLqx3Xs4z1yGD\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 22:18:37 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 622E830E1336\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 11:11:39 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 323513DD51C;\n\tThu, 26 Mar 2026 11:11:39 +0000 (UTC)", "from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010002.outbound.protection.outlook.com [52.101.46.2])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C4F5B3DC4DC;\n\tThu, 26 Mar 2026 11:11:37 +0000 (UTC)", "from DM6PR05CA0040.namprd05.prod.outlook.com (2603:10b6:5:335::9) by\n SA5PPF9BB0D8619.namprd12.prod.outlook.com (2603:10b6:80f:fc04::8d8) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Thu, 26 Mar\n 2026 11:11:33 +0000", "from DM2PEPF00003FC3.namprd04.prod.outlook.com\n (2603:10b6:5:335:cafe::cc) by DM6PR05CA0040.outlook.office365.com\n (2603:10b6:5:335::9) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.23 via Frontend Transport; Thu,\n 26 Mar 2026 11:11:33 +0000", "from mail.nvidia.com (216.228.118.232) by\n DM2PEPF00003FC3.mail.protection.outlook.com (10.167.23.21) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Thu, 26 Mar 2026 11:11:32 +0000", "from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Mar\n 2026 04:11:29 -0700", "from drhqmail201.nvidia.com (10.126.190.180) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Thu, 26 Mar 2026 04:11:29 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.180) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Thu, 26 Mar 2026 04:11:25 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774523499; cv=fail;\n b=G5HBGT2v8EyxP3Cb/FOuwoqX5XQ7DHH2t1ZDA/0L8zjW1/JXtp+X28UB28WtJU12U+h55mm4t2od9wViB29GrLm7fIGPonlZmFt8sf79EhaMdLxn/34SS3Fv+QTDX33aXfO4um7///a67wuxVWD34ESzrTzcIwvqwiJfVDZV8XQ=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=fEJGVPQuduwX11VGwTGY2NI7DAZR7/7pKZPNvi3+077sC7NDmbRdcRYP1znJgExdOCWpRuAvKIh1mz3eMaw/aD/RKEeoN+AIEphIFZ3K/puF/kvft8LACZWooFYNrOeVFCBB64QpCtpfuwPgfps7FTmjQrMjIB8qbzd28yBuJH2/34ufjkAkTe3/ncAHdhpSkrJSji3X8yd+/ldClLAEkqdK0PVw8fLAtAYKLkwdEjEfOJmBCRHbP15n/VsxWenaWoHtI7RsudE2Z6PT4sUIakB20l/0fz1Vvo1Lz9vDze/Omt75YwxTOlqRkffRrQJS8O5WH77IrdE6/tCm6vJRMg==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774523499; c=relaxed/simple;\n\tbh=JYTlyNhUv4vTBGck67zbdcRECNh1OxgvWj9elxg2QHo=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=NgFs2ol4DHluCmhXz8XNRcR8IbJqSG0dIFMKVbM404LkmC3UMg1lUG8QtBdszd9Pb7BeQ+3300Khj0HGHav/RCECDeOC886EwA22/bqL31EIy1oGks40iXkltSJWGSEf6IuMZrDDVEzPtMT+E7FmL+v6mcKjDVeitZ7Yg2qesHk=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=FSfzwSDdJu+HGJQknoI/vRE0SzfoPnO8Gbka8zaRvEk=;\n b=ri8/wfPy4zJM6178dbEmMP5XIaVlDXwhx1qlLrGtM5FsjgJYAKJ4nb4f67XAAhvpaDXnNIF0jvl1cj5WubTsGdN348ZTCcWO/zZprXPtJ/xtZ7ZSnXfgIp7YkDoBiNVRKMHmdnGIf5R3OFJDTVoNnZIsLcOmE1AgEorLs48/kFeQTcWTmVfatDFPkJ+XrbRMpoYI0uGtsq4pLXYXkP4mBmNEsfCVxBcT/v8B+YgTTY1DxtiWfzG1KHwe1CHtFETk3+GZknPr+YKCJDBi3obmVvzqbM7injk0BxDBFZ85eaOUWFRUGBysFNUJY7OCqecq6GriLf79oAjpj3HMsYcJ7A==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=k+MsYTac; arc=fail smtp.client-ip=52.101.46.2", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=FSfzwSDdJu+HGJQknoI/vRE0SzfoPnO8Gbka8zaRvEk=;\n b=k+MsYTacKgGfhEYDumsmoAkt34zSEMrD31RBHXXVAiyG6V6E71ifnehkYunDOy2Pyd4Mp/BBcmT5smA7Vx4nFsVkWCej3H8GphPmFdmtf2Kt9ZT76CmH1Dd4evOvLTuHGKpuyoRVh2LsMzry6TLjUQcDK0cwatLZuAc8yfVoDZIEtnpskK4IFCMeGJLItd5dbd3YeraBC07xa78zUT6IZCB5A5kx9HTQADo4gjkQdWB64o58n8HODZvlteCbZ2k1PEthIx4dApVUjf3qPFQ4jCJ6+CwyDmI59Tlulgvgl6c+QtsjX/llJuHqG0RBmnqmXwnT6zCXkvx8s9wJc+s1SQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>, Frank Li <Frank.Li@nxp.com>", "Subject": "[PATCH v4 09/10] dmaengine: tegra: Add Tegra264 support", "Date": "Thu, 26 Mar 2026 16:39:46 +0530", "Message-ID": "<20260326110948.68908-10-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "References": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DM2PEPF00003FC3:EE_|SA5PPF9BB0D8619:EE_", "X-MS-Office365-Filtering-Correlation-Id": "e916922c-8def-4572-eab1-08de8b287004", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|7416014|82310400026|376014|1800799024|36860700016|921020|56012099003|18002099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\tkgDSRsZ4wU78gBj9gWXyqT1nD4ahf2PdMqQhkP8acVsgpI02yl1/BP9EzysavgFDBeDxZxDT5fkZqfEaJaP5F1haC7JcHrWeRJxFzyxd4EtD0Ej6RBMQLD9wb9z05yvVbBDJnmwCuKDG/N+ghfes0jjyATYqV2pxR0RhSj+8g2ApHdRPT6/A2yJ/CrqFJE32vywKfT90dgJ03x5PtVqOl7jVa3e5eWE4egyTTGMa+dE5XtRRR7Mz/9vyQVBh2mGrpa+PA1WhbvCCYIpfB6b004POLHUNGVb1oVp3gSlpfh/vPxHJC2T1xbiGQAJXmsGSUCdnGr3Wav7s/Zg0OOUixD/yB3kPvh0GFvWAe6QuOlOEhMI1o9+MeOY4zvtzwDusc2SLMpxRXhFkofeyR1StFuT6S2IC+NzMvMtcy2e7GipRK3tpa/9izsgPkVxc20MhRRSRKk/UHZv2cIVIQWUTZI6P0zQwYeplzpLLqSCinSPBxrFMu2tapCJ5r1NGnVlAQir0JXd/Oi7QEQ/TEQOGpgiBbY7/CTiwOdKBgQYHRbw0k/zqlUOUJKevNWCTYNOpMT0ZfRguqFH+yTMMXcj44GUUnIYVx+EHm1fBEahNze0jTGY4CEbg8scmX3U9eo+tsKh+FKg+SKbHr9lzyS2U5QSd0hUF0GVf+HZDEgPD585AbWDSiBkiqhkqHXFzxHTibFtnLD+OGITGZPNDtXnlSzqrlTDoKSTT3gijxDQawt9E0HLONGqYmCiqr98v2cfTUpiEnIi5P3M6H7Gn97tMVmP3KgxwOniBqYu1lHSKdVmz+jSOmFteVeeymRUyYnQh", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(82310400026)(376014)(1800799024)(36860700016)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tS5ITpCWUcmGjVfF+DiFFBf9VnRIhsdn9iuKIHD0T3V17v4LLMWmbO3s6m5p/GpD8N3Nku1hohScN92V6ug6b0wjossF4iyN7IyHaBkP6hCatY22N20uw6QZr4Q38nQ/GhzZ/ArzetBioWH60no0J0gvLJlfBByHS86mP/zOFwVeTbPOF2z4n64VWg2nUN449V7bM32zXBIB4goC2F6cpWJeUfE6EmAcKpBXpezHgbCuGVNGRQv+c8iJCRE6vgtJxc1QYJK3yV/danQgC9K2I+ycMXs+FL69st6jX6r7Uvwd4HE+YauCuskJiHhsKtEAU1P8IqPq4hSVyhAYnqeUmlDpvaE+aI+6tEakDUl3Ey0/dkbosOfhUN+Oyl5nqhfGdilTPkJLcfnSSCfHXWthIW32dbfmaOhfa8KB2JeSsgVU/PTw/kDOtgmLiFen27PmC", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "26 Mar 2026 11:11:32.6685\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n e916922c-8def-4572-eab1-08de8b287004", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tDM2PEPF00003FC3.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SA5PPF9BB0D8619" }, "content": "Add compatible and chip data to support GPCDMA in Tegra264, which has\ndifferences in register layout and address bits compared to previous\nversions.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nReviewed-by: Frank Li <Frank.Li@nxp.com>\n---\n drivers/dma/tegra186-gpc-dma.c | 30 ++++++++++++++++++++++++++++++\n 1 file changed, 30 insertions(+)", "diff": "diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c\nindex 3b377f34be58..c2f32604e7fb 100644\n--- a/drivers/dma/tegra186-gpc-dma.c\n+++ b/drivers/dma/tegra186-gpc-dma.c\n@@ -1319,6 +1319,23 @@ static const struct tegra_dma_channel_regs tegra186_reg_offsets = {\n \t.fixed_pattern = 0x34,\n };\n \n+static const struct tegra_dma_channel_regs tegra264_reg_offsets = {\n+\t.csr = 0x0,\n+\t.status = 0x4,\n+\t.csre = 0x8,\n+\t.src = 0xc,\n+\t.dst = 0x10,\n+\t.src_high = 0x14,\n+\t.dst_high = 0x18,\n+\t.mc_seq = 0x1c,\n+\t.mmio_seq = 0x20,\n+\t.wcount = 0x24,\n+\t.wxfer = 0x28,\n+\t.wstatus = 0x2c,\n+\t.err_status = 0x34,\n+\t.fixed_pattern = 0x38,\n+};\n+\n static const struct tegra_dma_chip_data tegra186_dma_chip_data = {\n \t.nr_channels = 32,\n \t.addr_bits = 39,\n@@ -1349,6 +1366,16 @@ static const struct tegra_dma_chip_data tegra234_dma_chip_data = {\n \t.terminate = tegra_dma_pause_noerr,\n };\n \n+static const struct tegra_dma_chip_data tegra264_dma_chip_data = {\n+\t.nr_channels = 32,\n+\t.addr_bits = 41,\n+\t.channel_reg_size = SZ_64K,\n+\t.max_dma_count = SZ_1G,\n+\t.hw_support_pause = true,\n+\t.channel_regs = &tegra264_reg_offsets,\n+\t.terminate = tegra_dma_pause_noerr,\n+};\n+\n static const struct of_device_id tegra_dma_of_match[] = {\n \t{\n \t\t.compatible = \"nvidia,tegra186-gpcdma\",\n@@ -1359,6 +1386,9 @@ static const struct of_device_id tegra_dma_of_match[] = {\n \t}, {\n \t\t.compatible = \"nvidia,tegra234-gpcdma\",\n \t\t.data = &tegra234_dma_chip_data,\n+\t}, {\n+\t\t.compatible = \"nvidia,tegra264-gpcdma\",\n+\t\t.data = &tegra264_dma_chip_data,\n \t}, {\n \t},\n };\n", "prefixes": [ "v4", "09/10" ] }