Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2216379/?format=api
{ "id": 2216379, "url": "http://patchwork.ozlabs.org/api/patches/2216379/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-8-akhilrajeev@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260326110948.68908-8-akhilrajeev@nvidia.com>", "list_archive_url": null, "date": "2026-03-26T11:09:44", "name": "[v4,07/10] dmaengine: tegra: Use managed DMA controller registration", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "30a688feb458a9f4b52761b7bff0e88e97ef08a4", "submitter": { "id": 81965, "url": "http://patchwork.ozlabs.org/api/people/81965/?format=api", "name": "Akhil R", "email": "akhilrajeev@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260326110948.68908-8-akhilrajeev@nvidia.com/mbox/", "series": [ { "id": 497568, "url": "http://patchwork.ozlabs.org/api/series/497568/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497568", "date": "2026-03-26T11:09:37", "name": "Add GPCDMA support in Tegra264", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/497568/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2216379/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2216379/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13289-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=Ar3IRF7P;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13289-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"Ar3IRF7P\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.194.37", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhLkY6fsbz1yGL\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 22:13:57 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id C45C3307B97B\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 11:11:32 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 6B0413C141F;\n\tThu, 26 Mar 2026 11:11:32 +0000 (UTC)", "from SN4PR0501CU005.outbound.protection.outlook.com\n (mail-southcentralusazon11011037.outbound.protection.outlook.com\n [40.93.194.37])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 941C638F22B;\n\tThu, 26 Mar 2026 11:11:30 +0000 (UTC)", "from PH7P221CA0090.NAMP221.PROD.OUTLOOK.COM (2603:10b6:510:328::25)\n by PH7PR12MB5656.namprd12.prod.outlook.com (2603:10b6:510:13b::10) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Thu, 26 Mar\n 2026 11:11:23 +0000", "from SN1PEPF000397B5.namprd05.prod.outlook.com\n (2603:10b6:510:328:cafe::7e) by PH7P221CA0090.outlook.office365.com\n (2603:10b6:510:328::25) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.22 via Frontend Transport; Thu,\n 26 Mar 2026 11:11:22 +0000", "from mail.nvidia.com (216.228.118.233) by\n SN1PEPF000397B5.mail.protection.outlook.com (10.167.248.59) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Thu, 26 Mar 2026 11:11:22 +0000", "from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Mar\n 2026 04:11:14 -0700", "from drhqmail201.nvidia.com (10.126.190.180) by\n drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Thu, 26 Mar 2026 04:11:13 -0700", "from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.180) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Thu, 26 Mar 2026 04:11:09 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774523492; cv=fail;\n b=kNHkko4f7oJ3FTZUNde4hjC++35UK9vI1ajDz9P1fmH7Vi0brDzsYMaWYTs9B7IOeGoO6eEGfjtswpS3i/SSwsKY2BPjot3EEwb3AgmEUNokhP2wPdfy411xm+E/HVvqCwTVTi+tU2BL/7z5/kkM83LBUcIuW300zuqf0M93+Ac=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=MLtlJHaNmqGqxXTyvLSuKoNGQ8BuyATkow4p8m5YoL8swynxyAuIF129UTsrSYNTqko14IIkariZms8X1GKgvbI/v82mcKW5Dx3ytwczUls335yp7SJC6LKEoaMpo2bVtCV/47ReeH7J0O7OC+9Wy2a6o/vCHxisbTtfFfUCsKMjg1aKnwp+Di/LdTTQMEItULpMfIrhDe6zU/N7ESpORkEnRJqlqMC0/YHryv2te+jUxUUoqvCiZnXWDnic2SUQAAWIav51FlMagxp6xxw4NwXVq3e46EQ3RbNnaUIhXkAiZJUxUvtoF+HsGDcmgoEwj8ebStrilzFaNTijDY3fSw==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774523492; c=relaxed/simple;\n\tbh=Er2RRwu1u3oKOS3YC2aaM4wUjBHuUHQTytGBNX25oZA=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=BYcSuSSAgwAc/tN52tQdp87VLYV8XBNUlcons3qAFh0m0dU51WJMAyozpY7oznUW0hVm9i/puam+AJfqI1jvXXIdGoQ/omCXS0m5E7CoU8mMyvmcT+R0M7ddYijsm/tuUnK1IOzdDFSEjuugU0KUmZAgJsGeWSkkBlTh8jWKLm0=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=NnQOQpqDrVK75f38aGwZwUolWtEicpOiR9xr7UsTKpI=;\n b=dGgvs1/k/Kra7UleZJ/nN+ioHZgc5LCcVyPhQhXp9f/jVRpNP/KK4Q6mapbwEBWWfEkkYha2KgIrk8mQ8uRdPVHkap0qotmcHgZZzqN4sh6Kex+Be4amL6BLuktkrKbm7dnWNdzDIRSd3IIN4+DRebmiHlXAv/uKHg1wDYKfrPZE0vRqftRF6NUEkWWoWwvUAOObGzN9Iv0/jwIXLQKb6ZaVlOPy9ziZ7JhiadtF0cevFYeMUylsoDDyhWqkIgnO1Dq+KCsXTGc2Z6hpMYVlQrEOaYrPaXCnSEiSnaQP++tvqx5BlyOCCKMIShRqhfUIpmVxrWF/6NibO5h+T/EukA==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=Ar3IRF7P; arc=fail smtp.client-ip=40.93.194.37", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=NnQOQpqDrVK75f38aGwZwUolWtEicpOiR9xr7UsTKpI=;\n b=Ar3IRF7PKF3hhZH9KMCV550QqZC6LXT3xLITyWcQEgtD7JJA73FtcCHFEG0boj9XBGzx/B40m0WWf6NmuHYWG5KeqMU6hdIMqijT1DdhXXtPxUovXbGmxaEkoUCcci8Fk/hTc1JxTKvyqyr1CPkE7lePMHoX3ZXFLVrowwJieGH9y2yqr719GokSsQbdE3M+05cvBN0A9G8gkouRP3VgxExsgNP2vRVN+rWgyefat6+fsW7YsxZ5UGbbsEW4/8vkn4deC1I7ER5DuxaQseCvWSKkD6yvLJzQnEOul2Il2sgF+YCNKlTDPECu/VGUbis58/l3L/xLEx7bS1eL0Nba5Q==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C", "From": "Akhil R <akhilrajeev@nvidia.com>", "To": "Vinod Koul <vkoul@kernel.org>, Frank Li <Frank.Li@kernel.org>, Rob Herring\n\t<robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley\n\t<conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, \"Jonathan\n Hunter\" <jonathanh@nvidia.com>, Laxman Dewangan <ldewangan@nvidia.com>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>, <dmaengine@vger.kernel.org>,\n\t<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>", "CC": "Akhil R <akhilrajeev@nvidia.com>, Frank Li <frank.li@nxp.com>", "Subject": "[PATCH v4 07/10] dmaengine: tegra: Use managed DMA controller\n registration", "Date": "Thu, 26 Mar 2026 16:39:44 +0530", "Message-ID": "<20260326110948.68908-8-akhilrajeev@nvidia.com>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "References": "<20260326110948.68908-1-akhilrajeev@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SN1PEPF000397B5:EE_|PH7PR12MB5656:EE_", "X-MS-Office365-Filtering-Correlation-Id": "a4c53367-e078-4cec-5497-08de8b2869dc", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|7416014|36860700016|1800799024|376014|921020|22082099003|18002099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\tNmH76rrgIlMkvbBPVykln1tbTST2rX+zsfdSpXt0jPKi3Z+zFvg6NnZixyqGqSdlhQrJTEUPXvsk8KkfRq+a8FMsz1hWpcjYckaZoV88uDe7T7VIcCY126Jjvj1v3sCk/ws8xLwRhPMYapHIROMhc80uzngdiRdso5hS6SvXdqmzc5JASLcQNlT8e4geLdOVutaPJL+U1VkcaRxkojcYaBy7NEg5Fmz/TE/OQ168lx0YqactQ2iiNGicoAma5HC2AF3nNwGmMIqBUJwLeLCO9ktfd9zz0ih94IScxBWg0fCmO/KeKsasNNl54cR8JxDOpvpySFZ2BAAxoNnyzYakgdJO0JuZZg1Jhwec4FSu4J6CtYwbSs1mXdl2LpljCmVdp9QwNH1q0kEMqZNch5IfNuUnmtIVFDdEOQuxMnj718Sd3yI9rTcMq59faTwGXfQFY6vKbi6HozZSJIleT5ME8mmnje8OsQkzgnFik73kuzsMpwlvJP6ZEIwxT3Q5XL8c3gS0yIFbsOBP9c7cb8CLFaCfAx632QmNUzMvv5YK+4JDynAorXp4F6hnUTspLXyrPTaOfoYn/LRaWG8CIlL0ZgAuiJbzv11Y1Eq6iwGnyTutoi6EfWSdGoFX7EFWofS/YbLFQtNzCE22woqWqlHsOgE9/c6IE7Q6qa3GVTdHKPBve+4LERWPfIjdFiTIbG6aDZHQK5YbruBiumGaHbjq2guc6RhVJr3ub9lMZCyGcI0lK/2ILZY4ytyXucXrMoCDHuRRks5MMAZxygTzfsSyMGdTbblKL8X4Z3AJe7O9Y68oU+LOcqqYm1/YFpI7EfaM", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(36860700016)(1800799024)(376014)(921020)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\taZy6P5z2zu7+sDDqSiKgERbtWc7aKHGcazcluHDTtZG1iSvEddszyRKwgIY55r45i4O3cFUU64iuprHcoYhW8uxwL8ULnDNl034fyfu9pnuH7FAO+TjnM7tWqsmVG0SyNeITmF5MZpKYwqF+PDLX8ocDnYixNxlH9BciJTrshn5/fKLiw8o5BMBdQo0kuYVRxzIyNjKfyH956FTFeQX/wgPWVUGjgd8VKVPM0UnSdA2DHMBuk9+1mKS4A/waJ9DXMBKh1D1ysrnNdXwAXKi61HVte1r0WORvJMMheqiJNitD+0QFRiKf32XvnFA3UvHLW6G0uFrZOHl8Z+aBy0t1Q/c3W/z3GANnh+R7LkQDjjN0YHAvlcwS2YSYffBRjGSGzHcFx8isEThHiL8rHhIlawgu3HHUZHQEv/vwLkaheevlCwvnIBzespBmYebiMpAM", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "26 Mar 2026 11:11:22.3053\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n a4c53367-e078-4cec-5497-08de8b2869dc", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSN1PEPF000397B5.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PH7PR12MB5656" }, "content": "Switch to managed registration in probe. This simplifies the error\npaths in the probe and also removes the requirement of the driver\nremove function.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\nSuggested-by: Frank Li <frank.li@nxp.com>\n---\n drivers/dma/tegra186-gpc-dma.c | 19 ++++---------------\n 1 file changed, 4 insertions(+), 15 deletions(-)", "diff": "diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c\nindex 3ac43ad19ed6..9bea2ffb3b9e 100644\n--- a/drivers/dma/tegra186-gpc-dma.c\n+++ b/drivers/dma/tegra186-gpc-dma.c\n@@ -1483,37 +1483,27 @@ static int tegra_dma_probe(struct platform_device *pdev)\n \ttdma->dma_dev.device_synchronize = tegra_dma_chan_synchronize;\n \ttdma->dma_dev.residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;\n \n-\tret = dma_async_device_register(&tdma->dma_dev);\n+\tret = dmaenginem_async_device_register(&tdma->dma_dev);\n \tif (ret < 0) {\n \t\tdev_err_probe(&pdev->dev, ret,\n \t\t\t \"GPC DMA driver registration failed\\n\");\n \t\treturn ret;\n \t}\n \n-\tret = of_dma_controller_register(pdev->dev.of_node,\n-\t\t\t\t\t tegra_dma_of_xlate, tdma);\n+\tret = devm_of_dma_controller_register(&pdev->dev, pdev->dev.of_node,\n+\t\t\t\t\t tegra_dma_of_xlate, tdma);\n \tif (ret < 0) {\n \t\tdev_err_probe(&pdev->dev, ret,\n \t\t\t \"GPC DMA OF registration failed\\n\");\n-\n-\t\tdma_async_device_unregister(&tdma->dma_dev);\n \t\treturn ret;\n \t}\n \n-\tdev_info(&pdev->dev, \"GPC DMA driver register %lu channels\\n\",\n+\tdev_info(&pdev->dev, \"GPC DMA driver registered %lu channels\\n\",\n \t\t hweight_long(tdma->chan_mask));\n \n \treturn 0;\n }\n \n-static void tegra_dma_remove(struct platform_device *pdev)\n-{\n-\tstruct tegra_dma *tdma = platform_get_drvdata(pdev);\n-\n-\tof_dma_controller_free(pdev->dev.of_node);\n-\tdma_async_device_unregister(&tdma->dma_dev);\n-}\n-\n static int __maybe_unused tegra_dma_pm_suspend(struct device *dev)\n {\n \tstruct tegra_dma *tdma = dev_get_drvdata(dev);\n@@ -1564,7 +1554,6 @@ static struct platform_driver tegra_dma_driver = {\n \t\t.of_match_table = tegra_dma_of_match,\n \t},\n \t.probe\t\t= tegra_dma_probe,\n-\t.remove\t\t= tegra_dma_remove,\n };\n \n module_platform_driver(tegra_dma_driver);\n", "prefixes": [ "v4", "07/10" ] }