get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2216278/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2216278,
    "url": "http://patchwork.ozlabs.org/api/patches/2216278/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260326091130.321483-15-zhenzhong.duan@intel.com/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260326091130.321483-15-zhenzhong.duan@intel.com>",
    "list_archive_url": null,
    "date": "2026-03-26T09:11:28",
    "name": "[v2,14/14] intel_iommu: Expose flag VIOMMU_FLAG_PASID_SUPPORTED when configured",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "524e9c92d1c50e0a3a5e718f65994257170df937",
    "submitter": {
        "id": 81636,
        "url": "http://patchwork.ozlabs.org/api/people/81636/?format=api",
        "name": "Duan, Zhenzhong",
        "email": "zhenzhong.duan@intel.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260326091130.321483-15-zhenzhong.duan@intel.com/mbox/",
    "series": [
        {
            "id": 497556,
            "url": "http://patchwork.ozlabs.org/api/series/497556/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497556",
            "date": "2026-03-26T09:11:19",
            "name": "intel_iommu: Enable PASID support for passthrough device",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/497556/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2216278/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2216278/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=HbuBwJF6;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhJ3R3pBLz1y1G\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 20:13:23 +1100 (AEDT)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w5glk-0003fA-G5; Thu, 26 Mar 2026 05:12:48 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1w5glj-0003W2-3U\n for qemu-devel@nongnu.org; Thu, 26 Mar 2026 05:12:47 -0400",
            "from mgamail.intel.com ([198.175.65.17])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <zhenzhong.duan@intel.com>)\n id 1w5glg-0003yp-OU\n for qemu-devel@nongnu.org; Thu, 26 Mar 2026 05:12:46 -0400",
            "from fmviesa001.fm.intel.com ([10.60.135.141])\n by orvoesa109.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 26 Mar 2026 02:12:34 -0700",
            "from unknown (HELO gnr-sp-2s-612.sh.intel.com) ([10.112.230.229])\n by smtpauth.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 26 Mar 2026 02:12:30 -0700"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774516365; x=1806052365;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=aGJK2wSMFZuOKwveaXf6WW008jl1ihA7PpDj0CqHzKM=;\n b=HbuBwJF6PXMTC2U91bSF7OGpUHxbxJ4twsb8VyQ0MlDX8Aqb/6RoSQuB\n 6KGZ+rYz8RpwDuF4OsDc5I/dL9ASbsGYr4ll0/jCC+ivF3LMubJs2EEPx\n khdqsMqK9RcIryyLXmgYc3qa/2ca0zHf3qTYM+YLnpg0v7CfSHJK3P5n9\n cKeyGc5aBin4cxniREQ/lSL0tiy/LNmHm3n9TAkh0s0os1Rbazty0c1e8\n J29lUvus1zqraH+u4omJHuMWwloBzgtWv7X1O94d9emrU8BfqUWMbLJ2T\n pgMsQd9idXs7krTEKxUJX80FFSQf1KO4qhB1p4C9tORmV8tpckDYRwZ93 w==;",
        "X-CSE-ConnectionGUID": [
            "1CGtKgfqQE6h9JlAbOyIKw==",
            "7kVtzEHiTsyIv7OjZrBRxg=="
        ],
        "X-CSE-MsgGUID": [
            "yIEb6uwJQN+FVyb7ni8Ckg==",
            "BioJJa6NRfyZFzKKhyGZng=="
        ],
        "X-IronPort-AV": [
            "E=McAfee;i=\"6800,10657,11740\"; a=\"75531408\"",
            "E=Sophos;i=\"6.23,141,1770624000\"; d=\"scan'208\";a=\"75531408\"",
            "E=Sophos;i=\"6.23,141,1770624000\"; d=\"scan'208\";a=\"248368616\""
        ],
        "X-ExtLoop1": "1",
        "From": "Zhenzhong Duan <zhenzhong.duan@intel.com>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "alex@shazbot.org, clg@redhat.com, eric.auger@redhat.com, mst@redhat.com,\n jasowang@redhat.com, jgg@nvidia.com, nicolinc@nvidia.com,\n skolothumtho@nvidia.com, joao.m.martins@oracle.com,\n clement.mathieu--drif@bull.com, kevin.tian@intel.com, yi.l.liu@intel.com,\n xudong.hao@intel.com, Zhenzhong Duan <zhenzhong.duan@intel.com>",
        "Subject": "[PATCH v2 14/14] intel_iommu: Expose flag VIOMMU_FLAG_PASID_SUPPORTED\n when configured",
        "Date": "Thu, 26 Mar 2026 05:11:28 -0400",
        "Message-ID": "<20260326091130.321483-15-zhenzhong.duan@intel.com>",
        "X-Mailer": "git-send-email 2.47.3",
        "In-Reply-To": "<20260326091130.321483-1-zhenzhong.duan@intel.com>",
        "References": "<20260326091130.321483-1-zhenzhong.duan@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=198.175.65.17;\n envelope-from=zhenzhong.duan@intel.com; helo=mgamail.intel.com",
        "X-Spam_score_int": "-43",
        "X-Spam_score": "-4.4",
        "X-Spam_bar": "----",
        "X-Spam_report": "(-4.4 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "VFIO device will check flag VIOMMU_FLAG_PASID_SUPPORTED and expose PASID\ncapability, or else guest could not enable PASID of this device even if\nvIOMMU's pasid is configured.\n\nThis is the final knob to enable PASID.\n\nSigned-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>\n---\n hw/i386/intel_iommu.c | 1 +\n 1 file changed, 1 insertion(+)",
    "diff": "diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c\nindex 5d0184fa0d..96b4102ab9 100644\n--- a/hw/i386/intel_iommu.c\n+++ b/hw/i386/intel_iommu.c\n@@ -4795,6 +4795,7 @@ static uint64_t vtd_get_viommu_flags(void *opaque)\n     uint64_t flags;\n \n     flags = s->fsts ? VIOMMU_FLAG_WANT_NESTING_PARENT : 0;\n+    flags |= s->pasid ? VIOMMU_FLAG_PASID_SUPPORTED : 0;\n \n     return flags;\n }\n",
    "prefixes": [
        "v2",
        "14/14"
    ]
}