get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2215788/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2215788,
    "url": "http://patchwork.ozlabs.org/api/patches/2215788/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260325-t264-pwm-v2-7-998d885984b3@nvidia.com/",
    "project": {
        "id": 21,
        "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api",
        "name": "Linux Tegra Development",
        "link_name": "linux-tegra",
        "list_id": "linux-tegra.vger.kernel.org",
        "list_email": "linux-tegra@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260325-t264-pwm-v2-7-998d885984b3@nvidia.com>",
    "list_archive_url": null,
    "date": "2026-03-25T10:17:05",
    "name": "[v2,7/7] arm64: tegra: Add PWM controllers on Tegra264",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "693c4a9359127c4ba47e096aa76a1e41da82f3a9",
    "submitter": {
        "id": 26499,
        "url": "http://patchwork.ozlabs.org/api/people/26499/?format=api",
        "name": "Mikko Perttunen",
        "email": "mperttunen@nvidia.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260325-t264-pwm-v2-7-998d885984b3@nvidia.com/mbox/",
    "series": [
        {
            "id": 497411,
            "url": "http://patchwork.ozlabs.org/api/series/497411/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497411",
            "date": "2026-03-25T10:16:58",
            "name": "Tegra264 PWM support",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/497411/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2215788/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2215788/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "\n <linux-tegra+bounces-13205-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-tegra@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=EAZmt4zH;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13205-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"EAZmt4zH\"",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.198.0",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com",
            "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com",
            "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgjhD524Mz1yG1\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 21:24:44 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 01B7330EAF31\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 10:18:20 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id BC3803AF66E;\n\tWed, 25 Mar 2026 10:18:19 +0000 (UTC)",
            "from CY7PR03CU001.outbound.protection.outlook.com\n (mail-westcentralusazon11010000.outbound.protection.outlook.com\n [40.93.198.0])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 547983B7748;\n\tWed, 25 Mar 2026 10:18:16 +0000 (UTC)",
            "from SJ2PR12MB9161.namprd12.prod.outlook.com (2603:10b6:a03:566::20)\n by DS5PPFA3734E4BA.namprd12.prod.outlook.com (2603:10b6:f:fc00::65c) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Wed, 25 Mar\n 2026 10:18:09 +0000",
            "from SJ2PR12MB9161.namprd12.prod.outlook.com\n ([fe80::d9d1:8c49:a703:b017]) by SJ2PR12MB9161.namprd12.prod.outlook.com\n ([fe80::d9d1:8c49:a703:b017%4]) with mapi id 15.20.9745.019; Wed, 25 Mar 2026\n 10:18:09 +0000"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774433899; cv=fail;\n b=IB/dj76ZHqCdWijJaAAWZp8Qj7v6q8/lZ2zpniaVYaboh7SlfUvUHTSV8FndRlM0ibztfvn1HFFHqn7tbLf7xI729oqi8xgJW/RDtjWnCtiNb7zW0TgTO/eGMq8Niw7Im7ATAHzNJxc8Igc0nLqVmNyQztrpoCX2EpEJkw39qq4=",
            "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=RT7I83XJ1D98GF1QhEvw9ZiOpgqxj9GBMz4IR+qTmiYtS3oVr4ZGUrcA8ZNr4qrK3kCH0r280ylTRhIw5AkrvKHQsmB4isKw4946pdabBKT7FMqqYrnyS2uBVJKNUqZlqEUHTdBF5eOY6q2MegMdWHOoBhRBJOqdQpQQ3tazyx9OWnuM6/j+v7mfFCLXittW8mFjUhRRQ648Wlrn4bzlMujaS1Ud0z450g9V3ryn/pVzJtMM2fXTPLeHKsOi5+V0e6l7rYQdOT5pFWXOyHaDEk8fx9J+KGYwZH1NpUe6ZuCEz/OKNjLMXILe1Xpx783PKqy2Uly1AOfruaMlK8uCaQ=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774433899; c=relaxed/simple;\n\tbh=IWXVKMOzEauRJgtnkd36iseIw+8u8718aDzc3frkdc0=;\n\th=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To:\n\t To:Cc:MIME-Version;\n b=Lm+KGYw3adV7GOq2g9sSU3QWbr18YRaA/94e2qUZ76qrKpejUn+gjdk40YMieMxhwqetvL6aDL9lKVnQWr/2FFtiq0bVPPxUN/zlhzThnl97AaBumB9fQYh4xNCIpIANhnCay4Im8R+a5L0gB1Yeho6BJsxK/NbUt+fQvFfF6/o=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=y34SQhZ1jJ0NlbPYP7Z5/d4wlBqLWpPwtcEYHj1e80k=;\n b=lqbin+MVKSs+0mJf50aI5Um6noHSsmuKOnedAbZQhV15UZyZTZALOSkP9wV5tQmMEuVG8/PHTyE91eTgU2jbExcm5uQUx1Y/AgK3GCFqKdUuS8Dc4eNyW5+8rwPbynaisek+Fv7xtAnfPGnlHgGzXbaIWVt7k1GVH7L9hZmBe5G0PDETlSKwbuENUB9W7iptw2XalKQw/OaW71Dd0jbqEy/n2KuWYF7jphuPk29Cmlibfn52KDq2nmPQeGfMr2rKH40zrI4ZO8I7h6q7pLz0AJtRDaLrgYXJ7pBuC+7emlIapbDWr3eGj/dNDfbpBzphJfVTOa89nK0umrveXtJOxQ=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=EAZmt4zH; arc=fail smtp.client-ip=40.93.198.0",
            "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=y34SQhZ1jJ0NlbPYP7Z5/d4wlBqLWpPwtcEYHj1e80k=;\n b=EAZmt4zH7NPb9yr/GuSVhzWe2b26cTcWqzx9CQltWMDHYWmYtobsE+Mn4M1LXi8NTPhroc7b26oqF0WxUSf+ZOWd0DVpj8J6Jc505Mlyq7BKvuZ8KpAa1crW0v+7dTDfcZFWpMfFU2MtjnALOWxih34jW45xb30j8Sh7IGn4XLdoJEhAEriqTEItaY6Ma/Q1xeKBYiPQ6sWquXtn7MIm9QzMT2JzF+fKtZp/RBj5iLJtzBjIw6zIy7wJ+4AkQ7fz3RpJL3ClTOTldqhYxv1Akwq6lDiTxyXJZquFUn0QhIDgK9jse1iwwxf5NqdZEwyF1ogd7w+efc1bfWb8nRph4g==",
        "From": "Mikko Perttunen <mperttunen@nvidia.com>",
        "Date": "Wed, 25 Mar 2026 19:17:05 +0900",
        "Subject": "[PATCH v2 7/7] arm64: tegra: Add PWM controllers on Tegra264",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "7bit",
        "Message-Id": "<20260325-t264-pwm-v2-7-998d885984b3@nvidia.com>",
        "References": "<20260325-t264-pwm-v2-0-998d885984b3@nvidia.com>",
        "In-Reply-To": "<20260325-t264-pwm-v2-0-998d885984b3@nvidia.com>",
        "To": "Thierry Reding <thierry.reding@gmail.com>, =?utf-8?q?Uwe_Kleine-K=C3=B6n?=\n\t=?utf-8?q?ig?= <ukleinek@kernel.org>,\n  Jonathan Hunter <jonathanh@nvidia.com>, Rob Herring <robh@kernel.org>,\n  Krzysztof Kozlowski <krzk+dt@kernel.org>,\n  Conor Dooley <conor+dt@kernel.org>",
        "Cc": "linux-pwm@vger.kernel.org, linux-tegra@vger.kernel.org,\n linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,\n Thierry Reding <treding@nvidia.com>,\n Mikko Perttunen <mperttunen@nvidia.com>",
        "X-Mailer": "b4 0.14.3",
        "X-ClientProxiedBy": "TP0P295CA0002.TWNP295.PROD.OUTLOOK.COM\n (2603:1096:910:2::15) To SJ2PR12MB9161.namprd12.prod.outlook.com\n (2603:10b6:a03:566::20)",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-tegra@vger.kernel.org",
        "List-Id": "<linux-tegra.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "SJ2PR12MB9161:EE_|DS5PPFA3734E4BA:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "a913edb5-56e8-4d89-858f-08de8a57cff9",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|366016|1800799024|10070799003|376014|22082099003|56012099003|18002099003;",
        "X-Microsoft-Antispam-Message-Info": "\n\tzE+UfE4yCLOYRinX7SbhdLsSNsHVKflV5ZT9aI55lzkq5dTP0voir0GZ0UaaTDfDy3VSxY6HyRopAk7PVgE1jvJmPGyEX6HIdHGNLfbwZ8JcdV/Mh7xdhMCdi3/XTrr9Ptr1rzdbKIMwOMI3EaJ3QfdxPeFf2MDQfhFv5R0QsgBfQFv7l/g1TnKZ3WlFPlYdG81G96pdcrYhJp4orOuG92nBu08JcNiofYKd+ERh7y9DpT+LGDe4xtNy9SmtTCmEU8crVlvOhjjL+PGvci07qx4cZVaqhX8q2jgmUFMZTIMK1OGvyfgnoPORvm5B1PggDpCsDggR6HK7a3jAszlM0rAUn+NHo+YQnnHRYtJtaa+9ZtG8ehHZHNw2mMZaorL4r9hkJMCD1swBn6/moTO0BAxnyvQgimooalEg+d/DwPpqgN21M2602w8VbvmJ4oJp2iCCsBc3YyrEsoxH/ecCY0db2mrGQrr8WLCYkLJrTxEbcJ95YBJax04j5N3MGlP16k/vCS6RS0Cb6OV5gO4z14NVKd8ggD5n7BDA2QCs8SNsDhqzo1HdtRDfPQxnhu7T5/ust9FgjGYhTKw/tgapiudWkJcK/OpZmrWJLu7s1qztjnhQzy6wA5iUYm+dhXk/W/yKxFGO7RkJWqG8xJ7M8EjMgtftnyHjq/22chU3o17Kc5v67NAYguejSXqD32fjaTvmQxexuBNkl3fetScz8tHgOERyzjciGsB2t3X9lxg=",
        "X-Forefront-Antispam-Report": "\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR12MB9161.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(10070799003)(376014)(22082099003)(56012099003)(18002099003);DIR:OUT;SFP:1101;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "2",
        "X-MS-Exchange-AntiSpam-MessageData-0": "=?utf-8?q?HSasat/XndAOlqu03qobJebVdgBE?=\n\t=?utf-8?q?9ix9NodegEdHB5JFvw47vPX+X9ryclsCzKBYwswP83xhHQ8Y5vj8vRwhB27qaRA/Z?=\n\t=?utf-8?q?w7RxMA9zQNczruLa7mkn9q5LaqM8+Jb99faYNNB0YpPAiBUyBB7GTxedXsZU+cbHT?=\n\t=?utf-8?q?n3anap50CB5V8MyK9/KKGsZ+iJ0wWQ1R48mtuFcqyqIILIHzWI/+h07DWt7fKhtYP?=\n\t=?utf-8?q?LSl8RNaEh7TLWwbxmfpcnNzpVLOdXWQzsgVNyztYsSHXhBg3RJMhhzu934TjtmCRE?=\n\t=?utf-8?q?8GNJBIydxtfcSJCiNDfLOofvQZ6KpDjFmHacT2r1pPkT1ml+qAVXxy4vrAkwiuxaX?=\n\t=?utf-8?q?4GPAjBHxgYrnPNge9ZyU8z4CIf7cNowOTCVgGtvvRTFad9kFysuc+5rGj+jAgUwQS?=\n\t=?utf-8?q?zS1TV5i8xUGTImsldtboBhWihOqPUNSrtFHBRrl0M2s2RheC6gTEnzdkSX76Dg8sL?=\n\t=?utf-8?q?6wyLWTywREE/ORPsbrytwR2p5XYfNFEXSRIsATiowPfeql6+A2Lg3Jqt+XpbENCMP?=\n\t=?utf-8?q?0XA68zuoHPv/4E7K5Mqh862BgsIrGvtwWrP1yGBA5Faw/kQTRMu2fUxOcyY/YJbFn?=\n\t=?utf-8?q?PTgPwh0bm0ctLkbLU+hWJp8KfOIOV/0g8IOXQC5TyXoqnEh4V2xIZXqCttdROQluw?=\n\t=?utf-8?q?UOZ/V8nj6uG3gb8IR8MoIdf29MSO9US9mW1GM+cNkHX+tU0DGSu9tUxS2heHKia8f?=\n\t=?utf-8?q?V9Py0Li9O4LWoZNMI5rPS0nn841ziFF6vyO7CLT8fM5BSKaeheiZ9/R6k2UeN+74u?=\n\t=?utf-8?q?3qInEd0ezmCVUY2b5hd387ueip4YSZco8fiZKaOL/caodSlxihTNX9q3kLVYPC2/g?=\n\t=?utf-8?q?gXzssCHhHTYSbjORvMkn8oatqLTjtXsDu5j1HKV4FMwaOrhVkJli2WzzDS5EKlzam?=\n\t=?utf-8?q?LnrkZ7dB33kMN2J5jTwntWYG3G+OOSAx95BJkjhY0Olod05iC2hE1pbEKW6WLSt8K?=\n\t=?utf-8?q?H84OVy1p0hyadaxpiEqU17LFyD0A1SolXaNkW4fQ3RiXPr3o0PgVADePdDaZdr9g1?=\n\t=?utf-8?q?7SulQR08mxR6l2OHtu6UIsH+LOFdXdW547QB0sQ/mbo6MFfB6JA89LQ5Pqo0PY3B+?=\n\t=?utf-8?q?gIcXtK0kU6UHUW2n6Mm0XCMAUkQXq4xiOOa8ZkkYtoyBQe8wxp9HYD/quPf955K9H?=\n\t=?utf-8?q?yxqXtpTnLpMyFODjxVHB8VKer0tsyDTYhJTNm9hMiq+2wFczNDD0CGavm91ExJEGh?=\n\t=?utf-8?q?EtYAGpDxXVKTeaYFP7Q5yn8nrfdVCpP+mXBJyfj03L9oV4EA/yitSG3ZtQWXzGU4f?=\n\t=?utf-8?q?NOzxpmxWt0VSWkzTO2Stk9Ll4NwrQHsqtQ1WJZXcpiQC23EnFA88uex3fXjjaZAzT?=\n\t=?utf-8?q?Oqmopof8mQ9t+u9ROWeXG9Gok5YQzK7Jcltqk1BI+Cdlx1aML5l+OB4589En+J/fW?=\n\t=?utf-8?q?h2ya2lcKlDUwy6U5rLRRndXWZT1Ow0/aNFlM8yFiF+hfQzTHStaYiDs/g3ZSw+qLT?=\n\t=?utf-8?q?66vKa3Jq0ypDO3/rIYpvSQ4hvsGo5Ld367ULuOdwOrTzbrpU9zpB/Vs24iVxh8j67?=\n\t=?utf-8?q?QEx6jbJV4S61WhwlzVkobZwarZycMr3JfZ7ppHduFj8s8CQaL/VVhk7D0djb7rvjQ?=\n\t=?utf-8?q?xpp//dxRC58+sEbuWe+XeLlmKvSCRWopNZnsXNpDho4qB+o7KqRdqlmBep1NGOSBM?=\n\t=?utf-8?q?cMk3i6F+XMUGwo2cidsAGojf308Htk4xtn8Ywa5LFZWt3+jFj9S481iB0bNq5FnYv?=\n\t=?utf-8?q?OhMiTz0a4CeBBfxJe?=",
        "X-MS-Exchange-AntiSpam-MessageData-1": "H9IXf5czcbskRg==",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n a913edb5-56e8-4d89-858f-08de8a57cff9",
        "X-MS-Exchange-CrossTenant-AuthSource": "SJ2PR12MB9161.namprd12.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Internal",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "25 Mar 2026 10:18:09.1678\n (UTC)",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED",
        "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n gcUReNsTV5SGfjHjpjag/mtpW+CQWGuxX9qcLy7qKCgwG/mha+pK+gAJUmGrTTNiZhsZoWDtRi0nk992Loxa8A==",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS5PPFA3734E4BA"
    },
    "content": "From: Thierry Reding <treding@nvidia.com>\n\nTegra264 has a number of PWM controller which are similar to those found\non earlier chips but with some added functionality.\n\nSigned-off-by: Thierry Reding <treding@nvidia.com>\nSigned-off-by: Mikko Perttunen <mperttunen@nvidia.com>\n---\n arch/arm64/boot/dts/nvidia/tegra264.dtsi | 72 ++++++++++++++++++++++++++++++++\n 1 file changed, 72 insertions(+)",
    "diff": "diff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\nindex 7644a41d5f72..13fd04068016 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n@@ -3336,6 +3336,18 @@ i2c3: i2c@c610000 {\n \t\t\tstatus = \"disabled\";\n \t\t};\n \n+\t\tpwm4: pwm@c6a0000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc6a0000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM4>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM4>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n \t\tpmc: pmc@c800000 {\n \t\t\tcompatible = \"nvidia,tegra264-pmc\";\n \t\t\treg = <0x0 0x0c800000 0x0 0x100000>,\n@@ -3538,6 +3550,66 @@ i2c16: i2c@c430000 {\n \t\t\tstatus = \"disabled\";\n \t\t};\n \n+\t\tpwm2: pwm@c5e0000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc5e0000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM2>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM2>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n+\t\tpwm3: pwm@c5f0000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc5f0000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM3>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM3>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n+\t\tpwm5: pwm@c600000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc600000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM5>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM5>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n+\t\tpwm9: pwm@c610000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc610000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM9>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM9>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n+\t\tpwm10: pwm@c620000 {\n+\t\t\tcompatible = \"nvidia,tegra264-pwm\";\n+\t\t\treg = <0x0 0xc620000 0x0 0x10000>;\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tclocks = <&bpmp TEGRA264_CLK_PWM10>;\n+\t\t\tresets = <&bpmp TEGRA264_RESET_PWM10>;\n+\t\t\treset-names = \"pwm\";\n+\n+\t\t\t#pwm-cells = <2>;\n+\t\t};\n+\n \t\ti2c0: i2c@c630000 {\n \t\t\tcompatible = \"nvidia,tegra264-i2c\";\n \t\t\treg = <0x00 0x0c630000 0x0 0x10000>;\n",
    "prefixes": [
        "v2",
        "7/7"
    ]
}