Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215702/?format=api
{ "id": 2215702, "url": "http://patchwork.ozlabs.org/api/patches/2215702/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-3-jay.chang@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260325050011.66722-3-jay.chang@sifive.com>", "list_archive_url": null, "date": "2026-03-25T05:00:11", "name": "[v2,2/2] hw/riscv/riscv-iommu: Add IPSR.PMIP RW1C support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "29b3d276d089d41c78b5ec6558059c8df41cb372", "submitter": { "id": 90508, "url": "http://patchwork.ozlabs.org/api/people/90508/?format=api", "name": "Jay Chang", "email": "jay.chang@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-3-jay.chang@sifive.com/mbox/", "series": [ { "id": 497382, "url": "http://patchwork.ozlabs.org/api/series/497382/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497382", "date": "2026-03-25T05:00:10", "name": "Bug fixes and IPSR.PMIP support", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497382/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215702/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215702/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=JGTouy5T;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgZYn2vWRz1xy3\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 16:03:41 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w5GOn-0006x2-Ct; Wed, 25 Mar 2026 01:03:21 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jay.chang@sifive.com>)\n id 1w5GOi-0006wD-Cy\n for qemu-devel@nongnu.org; Wed, 25 Mar 2026 01:03:17 -0400", "from mail-pj1-x1033.google.com ([2607:f8b0:4864:20::1033])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <jay.chang@sifive.com>)\n id 1w5GOh-0007Zt-1B\n for qemu-devel@nongnu.org; Wed, 25 Mar 2026 01:03:16 -0400", "by mail-pj1-x1033.google.com with SMTP id\n 98e67ed59e1d1-35c06831dd3so1168876a91.2\n for <qemu-devel@nongnu.org>; Tue, 24 Mar 2026 22:03:14 -0700 (PDT)", "from jchang-1875.internal.sifive.com ([136.226.240.163])\n by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35c03149db2sm4218866a91.9.2026.03.24.22.03.11\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Tue, 24 Mar 2026 22:03:12 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1774414993; x=1775019793; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=nW7hx28RyC9DLmAomfhq9Pb0z5+5GVSIqfCp2VrXip4=;\n b=JGTouy5TV/VGWMIWZunJZF/kX93z9r3rLo/N9X1D09Iavvar4jaSRHU4N1Mbi9OnP/\n 7EVclXIbIWeF5B9qq26E/NqyA688GD8byBK/kni0vvUXOZtZ+i97NLaO3zZW115j1vsF\n XyU4nqqa3hhNBk1TtbvddQiTk3/PMI9nqUGnym5fzBEubDnTy/nWgWvN1O2X37mbrNFZ\n PXoA4hFwcR/xAyioZEt8S4p0k9AHvLocfIYZQAzrJKnpaoj45qsy1YnESjGGLVBCwigl\n CWTz19e6vMNrj2Fzw41GHHpF78PK6i86oBAkc2tbos9PGEnUp17PcUgKgOzUMO5rABOO\n KROw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774414993; x=1775019793;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=nW7hx28RyC9DLmAomfhq9Pb0z5+5GVSIqfCp2VrXip4=;\n b=NB3LXdCvFQp68dQ/OLmSzAuufEkdFjIo5X6rP8u5lFlvrvqrtrLpvenz6premAy38g\n PdtH4/f+DJ3tGOQVdnkNPFHOcUy3uLSym+1TB7/FItP4IKmOOp/Qt6lFCJs07VAD5/Vh\n XyRW7AzNcADYr1jrlmc0z8in9PWS8MS9MDe+QtKkEXD+jJPu7zWBUDiZdTLdhhC8D57p\n 4plT1FMOTm4MpyarpuiZ3cMrdwCXnuvhmXEDSUbVxKyAXPP+UkxkdgsBy38537XDaAGy\n KbTAo0eZKjYDnFw4CQ0gXbFaQG1LP/d+FPN2uPgcEf7PyVPK812zfwbgya3O3Xx/ioZl\n 5Kuw==", "X-Gm-Message-State": "AOJu0YxQ7cTD8xvrd/qtfJb2yuX2qMBnIYmtgX+emYKl7lcF+YMWL5TH\n zi2j2r9fkvBKVxb3F+KdYV+EEJuNzTREuydOcEa1NcnCoa9FTF6/S2L9O95+2PyAJfcvwlca8mt\n 0RYwlwgbc0WX8u+cJNkdb2Tdejl909OszlWf9tmkGnEUwcP1tllfBmnKy9b092Ze9jSv2xAE/O9\n 0AANmzsLuMq3B9vNbqTZ4hh3KwUPGXqMEofn9Jb/tZyxU=", "X-Gm-Gg": "ATEYQzwLU8GTJPDaK1Gcy48O04czS82CfZBT+gbyHnkqwPi401Ia+v2ji8gafuuutc2\n YHphvsmr0PIL3v96qhiy7ecst46hLGf2ghc8gEytnQJumdtYJVdJnfrgb803WaND2NTk9ay/+y1\n tAYMlCUBtlPtGAfauFPU4fjsm0686A3tZvx7LppK5F7TO/LA85ju6p2uy7wAlxI4XFmnvaWd5gU\n 5t/Em+PklEsBKb4R9rrEi5ND3g0P50tjKXePtXeprD8PkRS6dXa/wSyBAjK0Je1svGqIsQJiklj\n J2i7+YqJkrlQLPRGTvgaZvN/MCtjTKhS9VEo16Oiw1Gxgz62EhcsUvdqdGaFm7SK6cwJzPn5cLh\n amyYpZWkN2MTawIZdg+b5MB9ZgSIdGp5S9eOR7IZ2wWGDQc0TsePzT3VDe0jKCu5b8apjLAFvrb\n ZP28YKU/Ht2ezViPoNRNfBqjyBggRqRk9rvSeIY7QLmyVSYyKaamqEF3R/ByyTFg==", "X-Received": "by 2002:a17:90b:3890:b0:359:8c89:96d3 with SMTP id\n 98e67ed59e1d1-35c0dcea990mr2113142a91.15.1774414993192;\n Tue, 24 Mar 2026 22:03:13 -0700 (PDT)", "From": "Jay Chang <jay.chang@sifive.com>", "To": "qemu-devel@nongnu.org,\n\tqemu-riscv@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Jay Chang <jay.chang@sifive.com>,\n Frank Chang <frank.chang@sifive.com>, Nutty Liu <nutty.liu@hotmail.com>", "Subject": "[PATCH v2 2/2] hw/riscv/riscv-iommu: Add IPSR.PMIP RW1C support", "Date": "Wed, 25 Mar 2026 13:00:11 +0800", "Message-ID": "<20260325050011.66722-3-jay.chang@sifive.com>", "X-Mailer": "git-send-email 2.48.1", "In-Reply-To": "<20260325050011.66722-1-jay.chang@sifive.com>", "References": "<20260325050011.66722-1-jay.chang@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::1033;\n envelope-from=jay.chang@sifive.com; helo=mail-pj1-x1033.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Add proper RW1C (Read/Write 1 to Clear) support for the IPSR.PMIP\n(Performance Monitor Interrupt Pending) bit, which was missing from\nthe IPSR register implementation.\n\nSigned-off-by: Jay Chang <jay.chang@sifive.com>\nReviewed-by: Frank Chang <frank.chang@sifive.com>\nReviewed-by: Nutty Liu <nutty.liu@hotmail.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\n---\n hw/riscv/riscv-iommu-bits.h | 1 +\n hw/riscv/riscv-iommu.c | 4 ++++\n 2 files changed, 5 insertions(+)", "diff": "diff --git a/hw/riscv/riscv-iommu-bits.h b/hw/riscv/riscv-iommu-bits.h\nindex 47fe01bee5..a938fd3eb4 100644\n--- a/hw/riscv/riscv-iommu-bits.h\n+++ b/hw/riscv/riscv-iommu-bits.h\n@@ -189,6 +189,7 @@ enum riscv_iommu_ddtp_modes {\n #define RISCV_IOMMU_REG_IPSR 0x0054\n #define RISCV_IOMMU_IPSR_CIP BIT(0)\n #define RISCV_IOMMU_IPSR_FIP BIT(1)\n+#define RISCV_IOMMU_IPSR_PMIP BIT(2)\n #define RISCV_IOMMU_IPSR_PIP BIT(3)\n \n enum {\ndiff --git a/hw/riscv/riscv-iommu.c b/hw/riscv/riscv-iommu.c\nindex 225394ea83..f8b5187328 100644\n--- a/hw/riscv/riscv-iommu.c\n+++ b/hw/riscv/riscv-iommu.c\n@@ -2153,6 +2153,10 @@ static void riscv_iommu_update_ipsr(RISCVIOMMUState *s, uint64_t data)\n ipsr_clr |= RISCV_IOMMU_IPSR_FIP;\n }\n \n+ if (!(data & RISCV_IOMMU_IPSR_PMIP)) {\n+ ipsr_clr |= RISCV_IOMMU_IPSR_PMIP;\n+ }\n+\n if (data & RISCV_IOMMU_IPSR_PIP) {\n pqcsr = riscv_iommu_reg_get32(s, RISCV_IOMMU_REG_PQCSR);\n \n", "prefixes": [ "v2", "2/2" ] }